A quadrature digital synthesizer/mixer architecture using fine/coarse coordinate rotation to achieve 14-b input, 15-b output, and 100-dBc SFDR

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 11, 2004, Pages 1853-1861

  Song, Yongchul ^a   Kim, Beomsup ^b  

^a SAMSUNG Electronics   (South Korea)

^b Berkana Wireless   (United States)

Author keywords

Digital mixer; Digital signal processing chips; Direct digital synthesis; Interpolation; Quadrature modulator

Indexed keywords

BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; COMMUNICATION SYSTEMS; COSINE TRANSFORMS; FREQUENCY MULTIPLYING CIRCUITS; FUNCTIONS; INTERPOLATION; TABLE LOOKUP;

DIGITAL MIXERS; DIGITAL SIGNAL PROCESSING CHIPS; DIRECT DIGITAL SYNTHESIS; QUADRATURE MODULATOR;

SIGNAL PROCESSING;

EID: 8344252000     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.835827     Document Type: Article

References (32)

1. H. Meyr et al., "On sampling rate, analog prefiltering, and sufficient statistics for digital receivers," IEEE Trans. Commun., vol. 42, pp. 3208-3214, Dec. 1994.
2. L. D'Luna et al., "A single-chip universal cable set-top box/modem transceiver," IEEE J. Solid-State Circuits, vol. 34, pp. 1647-1660, Nov. 1999.
3. S. Chan and K. Yeung, "On the design and multiplier-less realization of digital IF for software radio receivers with prescribed output accuracy," in Proc. Int. Conf. Digital Signal Processing, vol. 1, July 2002, pp. 277-280.
4. J. Tierney et al., "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. 19, pp. 48-56, Mar. 1971.
5. J. Vankka and K. Halonen, Direct Digital Synthesizers: Theory, Design and Applications. Boston, MA: Kluwer, 2001.
6. H. Nicholas and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with -90-dBc spurious performance," IEEE J. Solid-State Circuits, vol. 26, pp. 1959-1969, Dec. 1991.
7. D. Sunderland et al., "CMOS/SOS frequency synthesizer LSI circuit for spread spectrum communications," IEEE J. Solid-State Circuits, vol. 19, pp. 497-505, Aug. 1984.
8. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," IEEE Trans. Ultrason., Ferroelect., Freq. Contr., vol. 44, pp. 526-534, Mar. 1997.
9. A. Madisetti et al., "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 34, pp. 1034-1043, Aug. 1999.
10. A. Bellaouar et al., "Low-power direct digital frequency synthesis for wireless communications," IEEE J. Solid-State Circuits, vol. 35, pp. 385-390, Mar. 2000.
11. D. De Caro et al., "Direct digital frequency synthesizers using high-order polynomial approximation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 134-135.
12. A. Eltawil and B. Daneshrad, "Interpolation based direct digital frequency synthesis for wireless communications," in Proc. IEEE Wireless Commun., Network Conf., vol. 1, Mar. 2002, pp. 73-77.
13. L. Tan and H. Samueli, "A 200 MHz quadrature digital synthesizer/mixer in 0.8 μm CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 193-200, Mar. 1995.
14. J. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Camput., vol. 8, pp. 330-334, Sept. 1959.
15. G. Gielis et al., "A 540-MHz 10-b polar to Cartesian converter," IEEE J. Solid-State Circuits, vol. 26, pp. 1645-1650, Nov. 1991.
16. I. Janiszewski et al., "Numerically controlled oscillators with hybrid function generators," IEEE Trans. Ultrason., Ferroelecl., Freq. Contr., vol. 49, pp. 995-1004, July 2002.
17. H. Ahmed, "Efficient elementary function generation with multipliers," in Proc. Symp. Computer Arithmetic, Sept. 1989, pp. 52-59.
18. S. Wang et al., "Hybrid CORDIC algorithms," IEEE Trans. Comput., vol. 46, pp. 1202-1207, Nov. 1997.
19. Y. Song and B. Kim, "A 16b quadrature direct digital frequency synthesizer using interpolative angle rotation algorithm," in Symp. VLSI Circuits Dig. Tech. Papers, June 2002, pp. 146-147.
20. A. Torosyan et al., "A 300-MHz quadrature direct digital synthesizer/mixer in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, pp. 875-887, June 2003.
21. J. Langlois and D. Al-Khalili, "Novel approach to the design of direct digital frequency synthesizers based on linear interpolation," IEEE Trans. Circuits Syst. II, vol. 50, pp. 567-578, Sept. 2003.
22. Y. Song and B. Kim, "A 330-MHz 15-b quadrature digital synthesizer/mixer in 0.25-μm CMOS," in Proc. Eur. Solid-State Circuits Conf., Sept. 2003, pp. 513-516.
23. T. Cormen et al., Introduction to Algorithms. Cambridge, MA: MIT Press, 1990.
24. A. Strollo et al., "Direct digital frequency synthesizers using first-order polynomial Chebyshev approximation," in Proc. Eur. Solid-State Circuits Conf., Sept. 2002, pp. 527-530.
25. H. Nicholas et al., "The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects," in Proc. Annu. Frequency Control Symp., 1988, pp. 357-363.
26. J. Fadavi-Ardekani, "M × N Booth encoded multiplier generator using optimized Wallace trees," in IEEE Trans. VLSI Syst., vol. 1, June 1993, pp. 120-125.
27. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Upper Saddle River, NJ: Prentice-Hall, 1996.
28. TSMC 0.25 μm Process 2.5-Volt SAGE™ Standard Cell Library Data-book, Artisan Components, Sunnyvale, CA, Nov. 1999.
29. Y. Song and B. Kim, "A 250 MHz direct digital frequency synthesizer with ΣΔ noise shaping," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 472-473.
30. A. Torosyan and A. Willson, "Analysis of the output spectrum for direct digital frequency synthesizers in the presence of phase truncation and finite arithmetic precision," in Proc. Int. Symp. Image and Signal Processing and Analysis, 2001, pp. 458-463.
31. H. Nam et al., "A 300 mW programmable QAM transceiver for VDSL applications," in IEEE Int. Solid-State Circuits Conf. Dig. Tech Papers, Feb. 2003, pp. 418-419.
32. L. Tan et al., "A 70-Mb/s variable-rate 1024-QAM cable receiver IC with integrated 10-b ADC and FEC decoder," IEEE J. Solid-State Circuits. vol. 33, pp. 2205-2218, Dec. 1998.