On the design and multiplier-less realization of digital if for software radio receivers with prescribed output accuracy

International Conference on Digital Signal Processing, DSP

Volumn 1, Issue , 2002, Pages 277-280

  Chan, S C ^a   Yeung, K S ^a  

^a UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; FREQUENCY DOMAIN ANALYSIS; RADIO RECEIVERS; SIGNAL PROCESSING; SIGNAL SAMPLING; SOFTWARE RADIO;

DECIMATION FACTORS; FARROW STRUCTURE; FREQUENCY DOMAINS; HALF-BAND FILTER; HARDWARE COMPLEXITY; MULTISTAGE DECIMATOR; RANDOM SEARCHES; SAMPLE RATE CONVERSION;

DIGITAL RADIO;

EID: 8344258215     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDSP.2002.1027887     Document Type: Conference Paper

References (14)

1. S. C. Chan and K. S. Yeung, "On the design and multiplier-less realization of digital IF for software radio receivers," Internal Report, The University of Hong Kong, Dec. 2001.
2. H. J. Oh, S. Kim, G. Choi and Y. H. Lee, "On the use of interpolated second-order polynomials for efficient filter design in programmable downconversion," IEEE J. Select. Areas Commun., April 1999, pp. 551-560.
3. A. Y. Kwentus, Z. Jiang and A. N. Willson, "Application of filter sharpening to cascaded integrator-comb decimation filters," IEEE Trans. Signal Processing, vol. 45, pp. 457467, Feb 1997.
4. S. K. Mitra, Digital Signal Processing: A Computer-Based Approach, Singapore, McGraw-Hill, 1998.
5. C. W. Farrow, "A continuously variable digital delay clement," IEEE Int'l. Conf. Circuits and Sys. 1988, pp. 2641-2645.
6. A. V. Oppenheim and R. W. Schäfer, Discrete-time signal processing, Englewood Cliffs, NJ: Prentice-Hall, 1989.
7. Y. C. Lim and S. R. Parker, "FIR filter design over a discrete power-of-two coefficient space," IEEE Trans. ASSP-31, pp. 583-591, April 1983.
8. A. G. Dempster and M. D. MacLeod, " Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, pp. 569-577, Sept. 1995.
9. C. K. S. Pun, S. C. Chan and K. L. Ho, "Efficient design of a class of multiplier-less perfect reconstruction two-channel filter banks and wavelets with prescribed output accuracy," Proceedings of the 11th IEEE Signal Processing Workshop on Statistical Signal Processing, pp. 599-602, 2001.
10. T. Hentschel and G. Fettweis, "Sample rate conversion for software radio," IEEE Commun. Mag., pp. 142-150,Aug.2000.
11. C. Y. Fung and S. C. Chan, "A multistage filterbank-based channelizer for software radio base stations," Accepted by IEEE ISCAS'2002.
12. K. Y. Khoo, Z. Yu and A. N. Willson, "Efficient high-speed CIC decimation filter," Proceedings of the 11th Annual IEEE International, pp, 251-254, 1998.
13. A. Kwentus, O. Lee and A. N. Willson, "A 250 Msample/sec programmable cascaded integrator-comb decimation filter," VLSI Signal Processing, IX, pp. 231-240, 1996.
14. C. K. S. Pun, Y. C. Wu, S. C. Chan and K. L. Ho, "An efficient design of fractional-delay digital FIR filter using Farrow structure," Proceedings of the 11th IEEE Signal Processing Workshop on Statistical Signal Processing, pp. 595-598,2001.