ReSSP: A 5.877 TOPS/W reconfigurable smart-camera stream processor

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2011, Pages

  Chan, Wei Kai ^a   Tseng, Yu Hsiang ^a   Tsung, Pei Kuei ^a   Chuang, Tzu Der ^a   Tsai, Yi Min ^a   Chen, Wei Yin ^a   Chen, Liang Gee ^a   Chien, Shao Yi ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

90NM CMOS; AREA EFFICIENCY; POWER EFFICIENCY; RE-CONFIGURABLE; SMART-CAMERA; STREAM PROCESSING; STREAM PROCESSOR; VISION PROCESSING;

CAMERAS; CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; EFFICIENCY; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS;

RECONFIGURABLE HARDWARE;

EID: 80455156131     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2011.6055296     Document Type: Conference Paper

References (5)

1. B. Rinner, et al., "Distributed Smart Cameras," Proceedings of the IEEE, Volume 96, Issue 10, pp. 1557-1732, Oct. 2008.
2. A. Abbo, et al., "XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis," ISSCC Dig. Tech. Papers, pp. 270- 271, Feb. 2007.
3. C.-C. Cheng, et al., "iVisual: An Intelligent Visual Sensor SoC with 2790fps CMOS Image Sensor and 205GOPS/W Vision Processor," ISSCC Dig. Tech. Papers, pp. 306 - 615, Feb. 2008.
4. T.-W. Chen, et al., "A Multimedia Semantic Analysis SoC (SASoC) with Machine-Learning Engine," ISSCC Dig. Tech. Papers, pp. 338 - 339, Feb. 2010.
5. S. Lee, et al., "A 345mW Heterogeneous Many-Core Processor with an Intelligent Inference Engine for Robust Object Recognition," ISSCC Dig. Tech. Papers, pp. 332 -333, Feb. 2010.