Energy-efficient floating-point arithmetic for software-defined radio architectures

Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors

Volumn , Issue , 2011, Pages 122-129

  Gilani, Syed Zohaib ^a   Kim, Nam Sung ^a   Schulte, Michael ^b  

^a University of Wisconsin Madison   (United States)

^b ADVANCED MICRO DEVICES   (United States)

Author keywords

energy efficiency; floating point arithmetic; software defined radio

Indexed keywords

DYNAMIC VOLTAGE AND FREQUENCY SCALING; ENERGY EFFICIENT; FIXED POINT ARITHMETIC; FLOATING POINT UNITS; FLOATING-POINT ARITHMETIC; HARDWARE SUPPORTS; HIGH-THROUGHPUT; LOW POWER; MATRIX; PERFORMANCE IMPACT; RANGE-BASED; REDUCING ENERGY CONSUMPTION; ROUND-OFF ERRORS; SOFTWARE-DEFINED RADIO; SOFTWARE-DEFINED RADIOS; TIME-CONSUMING PROCESS; WIRELESS COMMUNICATION PROTOCOLS; WORST-CASE PERFORMANCE;

ALGORITHMS; COMMUNICATION; COMPUTER ARCHITECTURE; DIGITAL ARITHMETIC; ENERGY UTILIZATION; RADIO RECEIVERS; SOFTWARE DESIGN; WIRELESS TELECOMMUNICATION SYSTEMS;

ENERGY EFFICIENCY;

EID: 80055092218     PISSN: 10636862     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASAP.2011.6043260     Document Type: Conference Paper

References (22)

1. M. Schulte, J. Glossner, S. Jinturkar, M. Moudgill, S. Mamidi and S. Vassiliadis, "A Low-Power Multithreaded Processor for Software Defined Radio," The Journal of VLSI Signal Processing, vol. 43, pp. 143-159, 2006.
2. Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti and K. Flautner, "SODA: A High-Performance DSP Architecture for Software-Defined Radio," IEEE Micro, vol. 27, pp. 114-123, 2007.
3. K. Berkel, F. Heinle, P. Meuwissen, K. Moerman and M. Weiss, "Vector processing as an enabler for software-defined radio in handheld devices," EURASIP J. Appl. Signal Process., pp. 2613-2625, 2005.
4. Anonymous "IEEE Standard for Floating-Point Arithmetic," IEEE Std 754-2008, pp. 1-58, 2008.
5. K. Premaratne, E. Kulasekere, P. Bauer and L. Leclerc, "An exhaustive search algorithm for checking limit cycle behavior of digital filters," IEEE Transactions on Signal Processing, vol. 44, pp. 2405-2412, 1995.
6. R. Yates, "Practical Considerations in Fixed-Point FIR Filter Implementation," Digital Audio Signal Processing, 2010.
7. H. Keding, M. Willems, M. Coors and H. Meyr, "FRIDGE: A fixed-point design and simulation environment," in Design, Automation and Test in Europe, pp. 429-435, 1998.
8. A. Gaffar, O. Mencer, W. Luk and P. Cheung, "Unifying bit-width optimisation for fixed-point and floating-point designs," in IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 79-88, 2004.
9. D. Menard, D. Chillet, F. Charot and O. Sentieys, "Automatic floating-point to fixed-point conversion for DSP code generation," in International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, Grenoble, France, pp. 270-276, 2002.
10. M. Woh, Y. Lin, S. Seo, S. Mahlke, T. Mudge, C. Chakrabarti, R. Bruce, D. Kershaw, A. Reid, M. Wilder and K. Flautner, "From SODA to scotch: The evolution of a wireless baseband processor," in IEEE/ACM International Symposium on Microarchitecture, pp. 152-163, 2008.
11. A. Mitra, M. Chakraborty and H. Sakai, "A block floating-point treatment to the LMS algorithm: efficient realization and a roundoff error analysis," IEEE Transactions on Signal Processing, vol. 53, pp. 4536-4544, 2005.
12. R. Yates, "Fixed-Point Arithmetic: An Introduction," Digital Audio Signal Processing, 2009.
13. L. Chakrapani, J. Gyllenhaal, W. Hwu, S. Mahlke, K. Palem and R. Rabbah, "Trimaran: An infrastructure for research in instruction-level parallelism," in Languages and Compilers for High Performance Computing, pp. 922-922, 2005.
14. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen and N. P. Jouppi, "McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures," in IEEE/ACM International Symposium on Microarchitecture, pp. 469-480, 2009.
15. Texas Instruments', "TMS320C6745/C6747 Fixed/Floatingpoint digital signal processors (rev. D)," 2010.
16. R. Gordon, "A Calculated Look at Fixed-Point Arithmetic," Embedded Systems Programming, pp. 72, 1998.
17. M. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann, 2004.
18. S. Vangal, Y. Hoskote, N. Borkar and A. Alvandpour, "A 6.2-GFlops Floating-Point Multiply-Accumulator With Conditional Normalization," IEEE Journal of Solid-State Circuits, pp. 2314-2323, 2006.
19. Z. Luo and M. Martonosi, "Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques," IEEE Transactions on Computers, pp. 208-218, 2000.
20. P. Welch, "A fixed-point fast Fourier transform error analysis," IEEE Transactions on Audio and Electroacoustics, vol. 17, pp. 151-157, 1969.
21. F. Fang, T. Chen and R. A. Rutenbar., "Lightweight floatingpoint arithmetic: Case study of inverse discrete cosine transform," EURASIP J. Sig. Proc. pp. 879, 2002.
22. F. D. Dinechin, B. Pasca, O. Cret and R. Tudoran, "An FPGA-specific approach to floating-point accumulation and sum-of-products," in Field Programmable Technology, pp. 33-40, 2008.