Vector processing as an enabler for software-defined radio in handheld devices

Eurasip Journal on Applied Signal Processing

Volumn 2005, Issue 16, 2005, Pages 2613-2625

  Van Berkel, Kees ^a   Heinle, Frank ^b   Meuwissen, Patrick P E ^a   Moerman, Kees ^c   Weiss, Matthias ^c  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Germany)

^c NXP SEMICONDUCTORS   (Netherlands)

Author keywords

3G baseband processing; Rake receiver; Software defined radio; Vector processing; Wireless LAN

Indexed keywords

ALGORITHMS; BENCHMARKING; LOCAL AREA NETWORKS; RADIO SYSTEMS; STANDARDS;

3G BASEBAND PROCESSING; HANDHELD DEVICES; RAKE RECEIVER; SOFTWARE-DEFINED RADIO; VECTOR PROCESSING; WIRELESS LAN;

SIGNAL PROCESSING;

EID: 33746816149     PISSN: 11108657     EISSN: 16870433     Source Type: Journal    
DOI: 10.1155/ASP.2005.2613     Document Type: Article

References (22)

1. R. Becher, M. Dillinger, M. Haardt, and W. Mohr, "Broad-band wireless access and future communication networks," Proc. IEEE, vol. 89, no. 1, pp. 58-75, 2001.
2. R. Kokozinski, D. Greifendorf, J. Stammen, and P. Jung, "The evolution of hardware platforms for mobile 'software defined radio' terminals," in Proc. IEEE 13th International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC '02), vol. 5, pp. 2389-2393, Lisbon, Portugal, September 2002.
3. 3GPP TS 25.211, "Physical channels and mapping of transport channels onto physical channels (FDD) - (Release 5)," v. 5.5.0 (2003-09).
4. 3GPP TS 25.213, "Spreading and modulation (FDD) - (Release 5)," v. 5.5.0 (2003-12).
5. U. Walther, "Signalprozessorarchitecturen für den Mobilfunk der 3. Generation," Ph.D. Dissertation, Technische Universität Dresden, Germany, 2002.
6. J. Fridman and Z. Greenfield, "The TigerSHARC DSP architecture," IEEE Micro, vol. 20, no. 1, pp. 66-76, 2000.
7. K. van Berkel, P. P. E. Meuwissen, N. Engin, and S. Balakrishnan, "CVP: a programmable Co vector processor for 3G mobile baseband processing," in Proc. World Wireless Congress (WWC '03), San Francisco, Calif, USA, May 2003.
8. R. J. M. (Rick) Nas and K. van Berkel, "High-Throughput, Low Set-up Time Reconfigurable Linear Feedback Shift Register," Philips PR-TN-2004/00899.
9. B. Stantchev, An approach to synchronized detection in DFT-based receivers, Ph.D. thesis, Shaker Verlag, Aachen, Germany, 2002.
10. F. Arguello, J. D. Bruguera, and E. L. Zapata, "A parallel architecture for the self-sorting FFT algorithm," Journal of Parallel and Distributed Computing, vol. 31, no. 1, pp. 88-97, 1995.
11. N. Engin and K. van Berkel, "Viterbi decoding on a coprocessor architecture with vector parallelism," in Proc. IEEE Workshop on Signal Processing Systems (SIPS '03), pp. 334-339, Seoul, Korea, August 2003.
12. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Francisco, Calif, USA, 3rd edition, 2003.
13. P. Lapsley, J. Bier, A. Shoham, and E. A. Lee, DSP Processor Fundamentals: Architectures and Features, Berkeley Design Technology, Fremont, Calif, USA, 1994-1996.
14. L. Gwennap, "G4 is first PowerPC with altivec," in Microprocessor Rep., pp. 17-19, November 1998.
15. J. Kneip, M. Weiss, W. Drescher, et al., "Single chip programmable baseband ASSP for 5 GHz wireless LAN applications," IEICE Transactions on Electronics, vol. E85-C, no. 2, pp. 359-367, 2002.
16. M. Weiss and G. P. Fettweis, "Dynamic codewidth reduction for VLIW instruction set architectures in digital signal processors," in Proc. 3rd International Workshop on Signal and Image Processing (IWSIP '96), pp. 517-520, Manchester, UK, November 1996.
17. Embedded Microprocessor Benchmark Consortium, http://www.eembc.com/.
18. U. Walther, F. Tischer, and G. P. Fettweis, "New DSPs for next generation mobile communications," in Proc. Global Telecommunications Conference (GLOBECOM '99), vol. 5, pp. 2615-2619, Rio de Janeireo, Brazil, December 1999.
19. P. R. Dent, "W-CDMA reception with a DSP based software radio," in Proc. 1st International Conference on 3G Mobile Communication Technologies, pp. 311-315, London, UK, March 2000.
20. T. Horner and J. Nikolic-Popovic, "Application of TMS320-C6400 in 3G Wireless Infrastructure Transceiver," 2000, http://focus.ti.com/pdfs/univ/ 01-Wireless.pdf.
21. T. H. Meng, B. McFarland, D. Su, and J. Thomson, "Design and implementation of an all-CMOS 802.11a wireless LAN chipset," IEEE Commun. Mag., vol. 41, no. 8, pp. 160-168, 2003.
22. J. Glossner, D. Iancu, J. Lu, E. Hokenek, and M. Moudgill, "A software-defined communications baseband design," IEEE Commun. Mag., vol. 41, no. 1, pp. 120-128, 2003.