A low-power multithreaded processor for software defined radio

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 43, Issue 2-3, 2006, Pages 143-159

  Schulte, Michael ^a,d,e,f   Glossner, John ^b,c   Jinturkar, Sanjay ^b,g,h   Moudgill, Mayan ^b   Mamidi, Suman ^a,d   Vassiliadis, Stamatis ^c,f,i,j  

^a University of Wisconsin Madison   (United States)

^b Sandbridge Technologies   (United States)

^c DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^d UNIVERSITY OF WISCONSIN MADISON   (United States)

^e Madison Embedded Systems and Architectures Group   (United States)

^f IEEE   (United States)

^g IEEE Computer Society ^*

^h Systems Software and Communications Software Groups

ⁱ ACM   (Netherlands)

^j ROYAL NETHERLANDS ACADEMY OF ARTS AND SCIENCES   (Netherlands)

more..

Author keywords

Computer architecture; Low power; Microarchitecture; Multithreading; Processor design; Software Defined Radio; Wireless communication

Indexed keywords

LOW POWER; MICROARCHITECTURE; MULTITHREADING; PROCESSOR DESIGN; SOFTWARE DEFINED RADIO; WIRELESS COMMUNICATION;

BANDWIDTH; COMPUTER SOFTWARE; ELECTRIC POWER UTILIZATION; PROGRAM COMPILERS; REAL TIME SYSTEMS; SIGNAL PROCESSING; STANDARDS;

PROGRAM PROCESSORS;

EID: 33744727368     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11265-006-7267-1     Document Type: Conference Paper

References (41)

1. J.P. Shen and M. Lipasti, "Modern Processor Design: Fundamentals of Superscalar Processors" New York, McGraw-Hill Book Company, 2005.7
2. D.M. Tullsen, S.J. Eggers, H.M. Levy, "Simultaneous Multi-threading: Maximizing on-chip Parallelism," Proceedings of the International Symposium on Computer Architecture, 1995, pp. 392-403.
3. P. Lapsley, J. Bier, A. Shoham, and E.A. Lee, "DSP Processor Fundamentals: Architectures and Features" New York, IEEE Press, 1997.
4. J.T.J. van Eijndhoven, F.W. Sijstermans, K.A. Vissers, E.J.D. Pol, M.I.A. Tromp, P. Struik, R.H.J. Bloks, P. van der Wolf, A.D. Pimentel, and H.P.E.Vranken, "TriMediaCPU64 Architecture," Proceedings of the International Conference on Computer Design, 1999, pp. 586-592.
5. O. Wolf and J. Bier, "StarCore Launches First Architecture," Microprocessor Report, vol. 12, 1998, pp. 1-4.
6. J. Fridman and Z. Greenfleld, 'The TigerSHARC DSP Architecture," IEEE Micro, vol. 20, 2000, pp. 66-76.
7. N.Seshan,"HighVelociTI Processing: Texas Instruments VLlW DSP Architecture," IEEE Signal Processing Magazine, vol. 15, 1998, pp. 86-101, 117.
8. R.K. Kolagotla, J. Fridman, B.C. Aldrich, M.M. Huffman, W.C. Anderson, M.S. Allen, D.B. Witt, R.R. Dunton, and L.A. Booth, Jr., "High Performance Dual-MAC DSP Architecture," IEEE Signal Processing Magazine, vol. 19, 2002, pp. 42-53.
9. J. Glossner, D. Iancu, J. Lu, E. Hokenek, and M. Moudgill, "A Software Defined Communications Baseband Design," IEEE Communications Magazine, vol. 41, 2003, pp. 120-128.
10. A.M. Eltawil and B. Daneshrad, "A Low-power DS-CDMA RAKE Receiver Utilizing Resource Allocation Techniques," IEEE Journal of Solid-State Circuits, vol. 39, 2004, pp. 1321-1330.
11. M. Mehta, N. Drew, G. Vardoulias, N. Greco, and C. Niedermeier, "Reconfigurable Terminals: An Overview of Architectural Solutions," IEEE Communications Magazine, vol. 39, 2001, pp. 146-155.
12. M.J. Schulte, J. Glossner, S. Mamidi, M. Moudgill, and S. Vassiliadis, "A Low-Power Multithreaded Processor for Base-band Communication Systems," in Embedded Processor Design Challenges: Systems, Architectures, Modelling, and Simulation, Lecture Notes in Computer Science, Norwell, MA, Springer, vol. 3133, 2004, pp. 393-402.
13. J. Glossner, K. Chirca, M.J. Schulte, H. Wang, N. Nasimzada, D. Har, S. Wang, A.J. Hoane, Jr., G. Nacer, M. Moudgill, and S. Vassiliadis, "Sandbridge Sandblaster Low Power DSP," in Proceedings of the IEEE Custom Integrated Circuits Conference, 2004, pp. 575-581.
14. J. Glossner, E. Hokenek, and M. Moudgill, "The Sandbridge Sandblaster Communications Processor," Software Defined Radio: Baseband Technology for 3G Handsets and Basestations, West Sussex, England, John Wiley & Sons, SDR Series, vol. 5, 2004, pp. 129-157.
15. J. Glossner, T. Raja, E. Hokenek, and M. Moudgill, "A Multi-threaded Processor Architecture for SDR," Proceedings of the Korean Institute of Communication Sciences, vol. 19, 2002, pp. 70-84.
16. J. Glossner, M. Schulte, and S. Vassiliadis, "A Java-Enabled DSP," Embedded Processor Design Challenges, Systems, Architectures, Modeling, and Simulation (SAMOS), Lecture Notes in Computer Science, vol. 2268, Berlin, Springer-Verlag, 2002, pp. 307-325.
17. J. Glossner, M. Moudgill, D. lancu, G. Nacer, S. Jinturkar, S. Stanley, M. Samori, T. Raja, and M. J. Schulte, 'The Sandbridge Sandblaster Convergence Platform," pp. 1-21, 2005. Availablefrom: http://www.sandbridgetech.com/ documents/sandbridge. white.paper.2005.pdf.
18. J.P. Wittenburg, P. Pirsch, and G. Meyer, "A Multithreaded Architecture Approach to Parallel DSPs for High Performance Image Processing Applications," Proceedings of the IEEE Work-shop on Signal Processing Systems, 1999, pp. 241-250.
19. H. Oehring, U. Sigmund, and T. Ungerer, "MPEG-2 Video Decompression on Simultaneous Multithreaded Multimedia Processors," Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 1999, pp. 11-16.
20. Y.-K. Chen, E. Debes, R. Lienhart, M. Holliman, and M. Yeung, "Evaluating and Improving Performance of Multimedia Applications on Simultaneous Multithreading," Proceedings of the Ninth International Conference on Parallel and Distributed Systems, 2002, pp. 529-534.
21. S. Kaxiras, G. Narlikar, A.D. Berenbaum, and Z. Hu, "Comparing Power Consumption of an SMT and a CMP DSP for Mobile Phone Workloads," Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2001, pp. 211-220.
22. T. Ungerer, B. Robiě, and J. Šilc, "A Survey of Processors with Explicit Multithreading," ACM Computing Surveys, vol. 35, 2003, pp. 29-63.
23. B.J. Smith, "The Architecture of HEP," Parallel MIMD Computation: HEP Supercomputer and Its Applications, Cambridge, MA, MIT Press, 1985, pp. 41-55.
24. R. Alveston, D. Callahan, D. Cummings, R. Koblenz, B. Porterfield, and B.J. Smith, "The Tera Computer System," Proceedings of the 4th International Conference on Supercomputing, 1990, pp. 1-6.
25. A. Agarwal, J. Kubiatowicz, R. Kranz, B.H. Lim, D. Yeong, G.D'Souza, and M. Parkin, "Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors," IEEE Micro, vol. 13, 1993, pp. 48-61.
26. U. Brinkschulte, C. Krakowski, J. Kreuzinger, and T. Ungerer, "A Multithreaded Java Microcontroller for Thread-oriented Realtime Event-handling," Proceedings of the International Conference on Parallel Architectures and Compilation, 1999, pp. 34-39.
27. D.M. Tullsen, S.J. Eggers, S.J. Emers, H.M. Levy, J.L. Lo, and R.L. Stamm, "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture, 1996, pp. 191-202.
28. J.S. Seng, D.M. Tullsen, and G.Z.N. Cai, "Power-sensitive Multithreaded Architecture," Proceedings of the International Conference, on Computer Design, 2000, pp. 199-206.
29. J.W. Haskins, Jr., K.R. Hirst, and K. Skadron, "Inexpensive Throughput Enhancement in Small-scale Embedded Microprocessors with Block Multithreading: Extensions, Characterization, and Tradeoffs," Proceedings of the IEEE International Conference on Performance, Computing, and Communications, 2001, pp. 319-328.
30. W. El-Kharashi, F. ElGuibaly, and K.F. Li, "Multithreaded Processors: The Upcoming Generation for Multimedia Chips," Proceedings of the IEEE Symposium on Advances in Digital Filtering and Signal Processing, 1998, pp. 111-115.
31. F.J. Cazorla, A. Ramirez, M. Valero, P.M.W. Knijnenburg, R. Sakellariou, and E. Fernandez, "QoS for High-performanceSMT Processors in Embedded Systems," IEEE Micro, vol. 24, 2004, pp. 24-31.
32. J. Sebot and N. Drach, "SIMD Extensions: Reducing Power Consumption on a Superscalar Processor for Multimedia Applications," Cool Chips, vol. IV, April 2001.
33. R.B. Lee, "Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures," Proceedings of the IEEE 11th International Conference on Application-Specific Systems, Architectures and Processor, 2000, pp. 3-14.
34. M.J. Schulte, P.I. Balzola, J. Ruan, and J. Glossner, "Parallel Saturating Multioperand Adders," Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, 2000, pp. 172-179.
35. P. Balzola, M. Schulte, J. Ruan, J. Glossner, and E. Hokenek, "Design Alternatives for Parallel Saturating Multi-operand Adders," Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, 2001, pp. 172-177.
36. T. Boudreau, J. Glick, S. Greene, J. Woehr, and V. Spurlin, "Net-Beans: The Definitive Guide," Sebastopol, CA, O'Reilly & Associates, 2002.
37. K.W. Leary and W. Waddington, "DSP/C: A Standard High Level Language for DSP and Numeric Processing," Proceedings of the International Conference on Acoustics, Speech and Signal Processing, IEEE, 1990, pp. 1065-1068.
38. D. Batten, S. Jinturkar, J. Glossner, M. Schulte, and P. D'Arcy, "A New Approach to DSP Intrinsic Functions," Proceedings of the Hawaii International Conference on System Sciences, 2000, pp. 2892-2901.
39. S. Jinturkar, J. Glossner, V. Kotlyar, and M. Moudgill, "The Sandblaster Automatic Multithreaded Vectorizing Compiler," Proceedings of the 2004 Global Signal Processing Expo (GSPx) and International Signal Processing Conference, 2004.
40. V. Kotlyar and M. Moudgill, "Detecting Overflow Detection," Proceedings of the 2004 CODES+ISSS International Conference on Hardware/Software Codesign and System Synthesis, 2004, pp. 36-41.
41. J. Glossner, S. Dorward, S. Jinturkar, M. Moudgill, E. Hokenek, M. Schulte, and S. Vassiliadis, "Sandbridge Software Tools," Proceedings of the 3rd Annual Systems, Architectures, Modelling, and Simulation (SAMOS) Conference, Samos, Greece, 2003, pp. 142-148.