Implementation of signal processing tasks on neuromorphic hardware

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2011, Pages 1120-1125

  Temam, Olivier ^a   Héliot, Rodolphe ^b  

^a INRIA SACLAY   (France)

^b CEA LETI   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATED PLACEMENTS; COMPUTER ARCHITECTS; HARDWARE ACCELERATORS; HARDWARE AND SOFTWARE; HETEROGENEOUS SYSTEMS; NEUROMORPHIC; NEUROMORPHIC SYSTEMS; ROBUST COMPUTING; SIGNAL PROCESSING APPLICATIONS;

COMPUTER ARCHITECTURE; HARDWARE; NEURAL NETWORKS; SIGNAL PROCESSING;

COMPUTER HARDWARE;

EID: 80054744520     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2011.6033349     Document Type: Conference Paper

References (23)

1. D. Mallik, K. Radhakrishnan, J. He, C. Chiu, T. Kamgaing, D. Searls, and J. Jackson, "Advanced package technologies for high-performance systems," Intel Technology Journal, vol. 09, no. 04, May 2005.
2. M. Muller, "Dark silicon and the internet," in Designing with ARM, EE Times Virtual Conference, March 2010.
3. S. Borkar, "Designing reliable systems from unreliable components: the challenges of transistor variability and degradation," IEEE Micro, vol. 25, no. 6, pp. 10-16, 2005.
4. C. Mead, AnalogVLSI and Neural Systems.Addison-Wesley, 1989.
5. M. Mahowald and R. Douglas, "A silicon neuron," Nature, vol. 354, no. 6354, pp. 515-8, 1991. [Online]. Available: http://www.ncbi.nlm.nih. gov/pubmed/1661852
6. A. van Schaik, "Building blocks for electronic spiking neural networks." Neural networks, vol. 14, no. 6-7, pp. 617-28, 2001.
7. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address events," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 5, pp. 416-434, mai 2000.
8. -, "Neuromorphic Chips," Scientific American, vol. 292, no. 5, 2005.
9. R. Vogelstein, U. Mallik, J. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses." IEEE Transactions on Neural Networks, vol. 18, no. 1, pp. 253-265, 2007.
10. J. Buhmann, T. Lange, and U. Ramacher, "Image segmentation by networks of spiking neurons." Neural computation, vol. 17, no. 5, pp. 1010-31, mai 2005.
11. R. Vogelstein, U. Mallik, E. Culurciello, G. Cauwenberghs, and R. Etienne-Cummings, "A multichip neuromorphic system for spike-based visual information processing." Neural computation,vol.19, no. 9, pp. 2281-300, septembre 2007.
12. S. Mitra, S. Fusi, and G. Indiveri, "Real-Time Classification of Com-plexPatterns Using Spike-Based Learning in Neuromorphic VLSI," IEEE transactions on biomedical circuits and systems, vol. 3, no. 1, pp. 32-42, 2009.
13. "Unsupervised learning of visual features through spike timing dependent plasticity." PLoS computational biology,vol.3,no.2,p.e31, Feb. 2007.
14. R. Lyon and C. Mead, "An analog electronic cochlea," IEEE Trans. on Acoustics, Speech, and Signal Processing, vol. 36, pp. 1119-1134, 1988.
15. M. Riesenhuber and T. Poggio, "Hierarchical models of object recognition in cortex," Nature Neuroscience, vol. 2, pp. 1019-1025, 1999.
16. W. Maass and C. Bishop, Eds., Pulsed Neural Networks. MIT Press, 1999.
17. T. MIT, "Motion Detection and Segmentation," http://www.ai.mit.edu/projects/cog/VisionSystem/motio-detection.html.
18. M. Srinivasan and G. Bernard, "A proposed mechanism for multiplication of neural signals," Biological Cybernetics, vol. 21, no. 4, p. 227236, 1976.
19. J. Sima and P. Orponen, "General-purpose computation with neural networks: A survey of complexity theoretic results," Neural Computation, vol. 15, no. 12, pp. 2727-2778, 2003.
20. C. Eliasmith and C. Anderson, Neural Engineering: Computation, Representation and Dynamics in Neurobiological Systems. MIT Press, 2003.
21. U. Rutishauser and R. Douglas, "State-dependent computation using coupled recurrent networks," Neural computation, vol. 21, no. 2, p. 478509, 2009.
22. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs.Kluwer Academic Publishers, 1999.
23. W. Kocay and D. L. Kreher, Graphs, Algorithms, and Optimization (Discrete Mathematics and Its Applications). Chapman and Hall/CRC, 2004.