Improvement of power-performance efficiency for high-end computing

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Ge, Rong ^a   Feng, Xizhou ^a   Cameron, Kirk W ^a  

^a University of South Carolina   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FAILURE RATES; INTERACTIVE WEB SERVICES; NON-INTERACTIVE CODES; TIME-TO-SOLUTION (TTS);

COMPUTER SYSTEM RECOVERY; ENERGY CONSERVATION; ENERGY EFFICIENCY; INFORMATION SERVICES; PARALLEL PROCESSING SYSTEMS; WORLD WIDE WEB;

COMPUTATION THEORY;

EID: 33746278435     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.251     Document Type: Conference Paper

References (19)

1. AMD, "Mobile AMD Duron Processor Model 7 Data Sheet," AMD, 2001.
2. D. H. Bailey, "21st Century High-End Computing," In invited Talk Application, Algorithms and Architectures workshop for BlueGene/L, 2002.
3. BlueGene/LTeam, "An overview of the BlueGene/L supercomputer," Super-computing 2002 Technical Papers, 2002.
4. P. Bohrer, E. N. Elnozahy, T. Keller, M. Kister, C. Lefurgy, C. Mcdowell, and R. Rajamony, "The Case For Power Management in Web Servers," in Power Aware Computing, R. Graybill and R. Melhem, Eds. IBM Research, Austin TX 78758, USA.: Klewer Academic, 2002.
5. D. M. Brooks, P. Bose, S. E. Schuster, H. Jacobson, P. N. Kudva, A. Buyuktosunoglu, J.-D. Wellman, V. Zyuban, M. Gupta, and P. W. Cook, "Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors," IEEE Micro, vol. 20, pp. 26-44, 2000.
6. E. V. Carrera, E. Pinheiro, and R. Bianchini, "Conserving Disk Energy in Network Servers," Proceedings of the 17th International Conference on Supercomputing, 2003.
7. S. Chandra, Wireless network interface energy consumption implications of popular streaming formats. Multimedia Computing and Networking (MMCN'02), vol. 4673. San Jose, CA: The International Society of Optical Engineering, 2002.
8. J. J. Dongarra, J. R. Bunch, C. B. Moller, and G. W. Stewart, UNPACK User's Guide. Philadelphia, PA: SIAM, 1979.
9. X. Fan, C. S. Ellis, and A. R. Lebeck, "The synergy between power-aware memory systems and processor voltage scaling," Department of Computer Science Duke University, Durham TR CS-2002-12, 2002.
10. W. Feng, M. Warren, and E. Weigle, "The Bladed Beowulf: A Cost-Effective Alternative to Traditional Beowulfs," Proceedings of IEEE International Conference on Cluster Computing (CLUSTER'02), Chicago, Illinois, 2002.
11. X. Feng, Rong Ge, Cameron Kirk, "ARGUS: Supercomputing in 1/10 Cubic Meter," Parallel and Distributed Computing and Networks (PDCN 2005), 2005.
12. C.-H. Hsu and U. Kremer, "The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction," Proceedings of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI'03), San Diego, CA, 2003.
13. Intel, "Developer's manual: Intel 80200 Processor Based on Intel XScale Microarchitecture.," 1989.
14. Intel, "Intel Pentium M Processor datasheet," 2004.
15. M. Martonosi, David Brooks, Pradip Bose, "Modeling and Analyzing CPU Power and Performance: Metrics, Methods, and Abstractions," SIGMETRICS 2001 / Performance 2001 - Tutorials, 2001.
16. T. Mudge, "Power: A first class design constraint," Computer, vol. 34, pp. 52-57, 2001.
17. D. A. Patterson and J. L. Hennessy, Computer Architecture: A quantitative approach, 3rd ed. San Fancisco, CA: Morgan Kaufmann Publishers, 2003.
18. H. D. Simon, "The Future of Scientific Computing," 2000.
19. U. Tennessee, U. Manheim, and NERSC, "Top 500 Supercomputer list," in 18th International Supercomputer Conference, 2003.