Generalized parity-check matrices for SEC-DED codes with fixed parity

Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, IOLTS 2011

Volumn , Issue , 2011, Pages 198-201

  Gherman, Valentin ^a   Evain, Samuel ^a   Seymour, Nathaniel ^a   Bonhomme, Yannick ^a  

^a DIF   (France)

Author keywords

parity check matrix; SEC DED code

Indexed keywords

ARBITRARY NUMBER; BURST ERRORS; CODE-WORDS; GENERAL CONSTRAINTS; HARDWARE IMPLEMENTATIONS; LINEAR BLOCK CODE; LOW DENSITY; MATRIX; SEC-DED CODE;

ERROR DETECTION; HARDWARE;

MATRIX ALGEBRA;

EID: 80052760433     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IOLTS.2011.5993842     Document Type: Conference Paper

References (12)

1. E.R. Berlekamp "Algebraic coding theory," McGraw-Hill Bookv Co., Inc., New York, 1968.
2. C.L. Chen, M.Y. Hsiao "Error-correcting codes for semiconductor memory applications: A State of the Art Review," Reliable Computer Systems - Design and Evaluation, Digital Press, 2nd edition, 1992.
3. T.J. Dell "A white paper on the benefits of Chipkill-correct ECC for PC server main memory," IBM Microelectronics Division, 1997.
4. J. Dorsey et al. "An Integrated Quad-Core Opteron Processor," Proc. Intl. Solid-State Circuits Conf., 2007.
5. J. Friedrich et al. "Design of the Power6 Microprocessor," Intl. Solid-State Circuits Conf., 2007.
6. R.W. Hamming "Error correcting and error detecting codes," Bell Sys. Tech. Journal, Vol. 29, April 1950, pp. 147-160.
7. M.Y. Hsiao "A class of optimal minimum oddweight-column SEC-DED codes," IBM Journal of Research and Development, Vol. 14, 1970, pp. 395-401.
8. P.K. Lala "An adaptive double error correction scheme for semiconductor memory systems," Digital Processes 4, 1978, pp. 237-243.
9. F.J. MacWilliams, N.J.A. Sloane "The theory of error-correcting codes," NortH-Holland Mathematical Library, 2007.
10. C. Metra, M. Favalli, B. Ricco "On-line detection of logic errors due to crosstalk, delay, and transient faults," IEEE International Test Conference, 1998, pp. 524-533.
11. L. Spainhower, T.A. Gregg "IBM S/390 parallel enterprise server G5 fault tolerance: A historical perspective," IBM J. Research and Development, vol. 43, nos. 5/6, 1999, pp. 863-874.
12. C.-E.W. Sundberg "Erasure and error decoding for semiconductor memories," IEEE Trans. Computers C-21, August 1978, pp. 696-705.