A 90-240 MHz hysteretic controlled DC-DC buck converter with digital phase locked loop synchronization

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 9, 2011, Pages 2108-2119

  Li, Pengfei ^a   Bhatia, Deepak ^b   Xue, Lin ^a   Bashirullah, Rizwan ^a  

^a UNIVERSITY OF FLORIDA   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

buck; CMOS; constant frequency; DC DC converter; digital PLL; hysteretic

Indexed keywords

BUCK; CMOS; CONSTANT FREQUENCY; DIGITAL PLL; HYSTERETIC;

CMOS INTEGRATED CIRCUITS; HVDC POWER TRANSMISSION; HYSTERESIS; PHASE LOCKED LOOPS;

DC-DC CONVERTERS;

EID: 80052075689     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2139550     Document Type: Article

References (26)

1. F. C. Lee and X. Zhou, "Power management issues for future generation microprocessors", in Proc. Int. Symp. Power Semiconductors and ICs (ISPSD), 1999, pp. 27-33.
2. G. Schrom, P. R. Hazucha, J.-H. Hahn, V. Kursun, D. Gardner, S. Narendra1, T. Karnik, and V. Del, "Feasibility of monolithic and 3D-Stacked DC-DC converters for microprocessors in 90 nm technology generation", in Proc. Int. Symp. Low Power Electronics and Design (ISLPED), 2004, pp. 263-268. (Pubitemid 40454723)
3. X. Zhou, P.-L. Wong, P. Xu, F. Lee, and A. Q. Huang, "Investigation of candidate VRM topologies for future microprocessors", IEEE Trans. Power Electron., vol. 15, no. 6, pp. 1172-1182, Nov. 2000. (Pubitemid 32168784)
4. P. Hazucha, G. Schrom, J. Hahn, B. A. Bloechel, G. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package", IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 838-845, Apr. 2005.
5. T. Nabeshima, T. Sato, S. Yoshida, S. Chiba, and K. Onda, "Analysis and design considerations of a buck converter with a hysteretic PWM controller", in Proc. IEEE Power Electronics Specialists Conf., 2004, vol. 2, pp. 1711-1716.
6. J. Xu et al., "On-die supply resonance suppression using band-limited active damping", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig., 2007, pp. 286-287.
7. J. Abu-Qahouq, J. H. Mao, and I. Batarseh, "Multiphase voltage-mode hysteretic controlled DC-DC converter with novel current sharing", IEEE Trans. Power Electron., vol. 19, no. 6, pp. 1397-1407, Nov. 2004.
8. P. Li, P. Hazucha, T. Karnik, and R. Bashirullah, "A delay locked loop synchronization scheme for high frequency multiphase hysteretic DC-DC converter", IEEE J. Solid-State Circuits, vol. 11, pp. 3131-3145, Nov. 2009.
9. B. Sahu and G. A. Rincon-Mora, "An accurate, low-voltage, CMOS switching power supply with adaptive on-time pulse-frequency modulation (PFM) control", IEEE Trans. Circuits Syst. I, vol. 54, no. 2, pp. 312-321, Feb. 2007. (Pubitemid 46444262)
10. F. Su, W.-H. Ki, and C.-Y. Tsui, "Ultra fast fixed-frequency hysteretic buck converter with maximum charging current control and adaptive delay compensation for DVS applications", IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 815-822, Apr. 2008. (Pubitemid 351464074)
11. F. Su and W.-H. Ki, "Digitally assisted quasi-V hysteretic buck converter with fixed frequency and without using large-ESR capacitor", in IEEE ISSCC Dig., 2009, pp. 446-447.
12. P. Li, D. Bhatia, L. Xue, and R. Bashirullah, "A 90-240 MHz hysteretic controlled DC-DC converter with digital pll frequency locking", in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2008, pp. 21-24.
13. T. Szepesi, "Stabilizing the frequency of hysteretic current-mode DC/DC converters", IEEE Trans. Power Electron., vol. 2, no. 4, pp. 302-312, Oct. 1987. (Pubitemid 18537584)
14. K.-C. Lee, C.-S. Chae, G.-H. Cho, and G.-H. Cho, "A PLL-based highstability single-inductor 6-channel output DC-DC buck converter", in IEEE ISSCC Dig., 2010, pp. 200-201.
15. R. E. Best, Phase Locked Loops: Design, Simulation and Applications, 5th ed. New York, NY: McGraw Hill, 2003.
16. D. Bhatia, "Digital aided synchronization and mixed signal modeling of high frequency DC-DC converters", M. S. thesis, Dept. Electr. Comput. Eng., Univ. Florida, Gainesville, FL, 2009.
17. R. Redl, B. P. Erisman, and Z. Zansky, "Optimizing the load transient response of the buck converter", in Proc. IEEE Applied Power Electronics Conf. (APEC), 1998, vol. 1, pp. 170-176.
18. C.-H. Tso and J.-C. Wu, "A ripple control buck regulator with fixed output frequency", IEEE Power Electronics Lett., vol. 1, no. 3, pp. 61-63, Sep. 2003.
19. A. M. Fahim, "A compact, low-power low-jitter digital PLL", in Proc. Eur. Solid State Circuits Conf. (ESSCIRC), 2003, pp. 101-104.
20. V. Kratyuk, P. Hanumolu, U. K. Moon, and K. Mayaram, "A design procedure for ALL-digital phase-locked loops based on a charge-pump phase-locked-loop analogy", IEEE Trans. Circuits Syst. II, vol. 54, no. 3, pp. 247-251, Mar. 2007. (Pubitemid 46563189)
21. B. Razavi, Design of Analog CMOS Integrated Circuits. New York, NY: McGraw Hill, 2002, ch. 4.
22. J. Wibben and R. Harjani, "A high-efficiency DC-DC converter using 2 nH integrated inductors", IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 844-854, 2008.
23. S. Abedinpour, B. Bakkaloglu, and S. Kiaei, "A Multistage interleaved synchronous buck converter with integrated output filter in 0.18 mm SiGe processs", in IEEE ISSCC Dig., 2006, pp. 1398-1407.
24. M. Alimadadi, S. Sheikhaei, G. Lemieux, S. Mirabbasi, and P. Palmer, "A 3 GHZ switching DC-DC converter using clock-tree charge-recycling in 90 nm CMOS with integrated output filter", in IEEE ISSCC Dig., 2007, pp. 532-533.
25. M. Wens and M. Steyaert, "A fully-integrated 0.18 m CMOS DC-DC step-up converter, using a bondwire spiral inductor", in Proc. ESS-CIRC, 2007, pp. 268-271.
26. T. Man, P. Mok, and M. Chan, "An auto-selectable-frequency pulsewidth modulator for buck converters with improved light-load efficiency", in IEEE ISSCC Dig., 2008, pp. 440-441.