Implementation relations for the distributed test architecture

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 5047 LNCS, Issue , 2008, Pages 200-215

  Hierons, Robert M ^a   Merayo, Mercedes G ^a   Núñez, Manuel ^b  

^a BRUNEL UNIVERSITY   (United Kingdom)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

TESTING;

DISTRIBUTED INTERFACES; DISTRIBUTED TEST ARCHITECTURE; GLOBAL CLOCKS; IMPLEMENTATION RELATION; INPUT-OUTPUT TRANSITION SYSTEMS; LOCAL TESTS; SYSTEM UNDER TEST; TEST CASE;

SOFTWARE TESTING;

EID: 80051668462     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-68524-1_15     Document Type: Conference Paper

References (20)

1. ISO/IEC JTC 1, J.T.C.: International Standard ISO/IEC 9646-1. Information Technology -Open Systems Interconnection -Conformance testing methodology and framework -Part 1: General concepts. ISO/IEC (1994)
2. Sarikaya, B., Bochmann, G.v.: Synchronization and specification issues in protocol testing. IEEE Transactions on Communications 32, 389-395 (1984)
3. Luo, G., Dssouli, R., Bochmann, G.v.: Generating synchronizable test sequences based on finite state machine with distributed ports. In: 6th IFIP Workshop on Protocol Test Systems, IWPTS 1993, pp. 139-153. North-Holland, Amsterdam (1993)
4. Tai, K.C., Young, Y.C.: Synchronizable test sequences of finite state machines. Computer Networks and ISDN Systems 30(12), 1111-1134 (1998)
5. Rafiq, O., Cacciari, L.: Coordination algorithm for distributed testing. The Journal of Supercomputing 24(2), 203-211 (2003)
6. Ural, H., Williams, C.: Constructing checking sequences for distributed testing. Formal Aspects of Computing 18(1), 84-101 (2006)
7. Khoumsi, A.: A temporal approach for testing distributed systems. IEEE Transactions on Software Engineering 28(11), 1085-1103 (2002)
8. Hierons, R.M., Ural, H.: The effect of the distributed test architecture on the power of testing. The Computer Journal (to appear, 2008)
9. Tretmans, J.: Test generation with inputs, outputs and repetitive quiescence. Software -Concepts and Tools 17(3), 103-120 (1996)
10. Tretmans, J.: Testing concurrent systems: A formal approach. In: Baeten, J.C.M., Mauw, S. (eds.) CONCUR 1999. LNCS, vol. 1664, pp. 46-65. Springer, Heidelberg (1999)
11. Núñez, M., Rodríguez, I.: Towards testing stochastic timed systems. In: König, H., Heiner, M., Wolisz, A. (eds.) FORTE 2003. LNCS, vol. 2767, pp. 335-350. Springer, Heidelberg (2003)
12. Brandán Briones, L., Brinksma, E.: A test generation framework for quiescent realtime systems. In: Grabowski, J., Nielsen, B. (eds.) FATES 2004. LNCS, vol. 3395, pp. 64-78. Springer, Heidelberg (2005)
13. Krichen, M., Tripakis, S.: Black-box conformance testing for real-time systems. In: Graf, S., Mounier, L. (eds.) SPIN 2004. LNCS, vol. 2989, pp. 109-126. Springer, Heidelberg (2004)
14. Bijl, M.v., Rensink, A., Tretmans, J.: Action refinement in conformance testing. In: Khendek, F., Dssouli, R. (eds.) TestCom 2005. LNCS, vol. 3502, pp. 81-96. Springer, Heidelberg (2005)
15. López, N., Núñez, M., Rodríguez, I.: Specification, testing and implementation relations for symbolic-probabilistic systems. Theoretical Computer Science 353(1-3), 228-248 (2006)
16. Frantzen, L., Tretmans, J., Willemse, T.: A symbolic framework for model-based testing. In: Havelund, K., Núñez, M., Ro̧su, G., Wolff, B. (eds.) FATES 2006 and RV 2006. LNCS, vol. 4262, pp. 40-54. Springer, Heidelberg (2006)
17. Merayo, M., Núñez, M., Rodríguez, I.: Formal testing from timed finite state machines. Computer Networks (to appear, 2008)
18. Brinksma, E., Heerink, L., Tretmans, J.: Factorized test generation for multiinput/ output transition systems. In: IFIP TC6 11th International Workshop on Testing Communicating Systems (IWTCS), pp. 67-82. Kluwer, Dordrecht (1998)
19. Alur, R., Etessami, K., Yannakakis, M.: Inference of message sequence charts. IEEE Transactions on Software Engineering 29(7), 623-633 (2003)
20. Haar, S., Jard, C., Jourdan, G.V.: Testing input/output partial order automata. In: Petrenko, A., Veanes, M., Tretmans, J., Grieskamp, W. (eds.) TestCom/FATES 2007. LNCS, vol. 4581, pp. 171-185. Springer, Heidelberg (2007)