Hot data identification for flash-based storage systems using multiple bloom filters

IEEE Symposium on Mass Storage Systems and Technologies

Volumn , Issue , 2011, Pages

  Park, Dongchul ^a   Du, David H C ^a  

^a University of Minnesota   (United States)

Author keywords

Bloom Filter; Flash Memory; Hot and Cold Data; Hot Data Identification; SSD; WDAC

Indexed keywords

BLOOM FILTERS; DATA IDENTIFICATION; HOT AND COLD DATA; SSD; WDAC;

ALGORITHMS; BLOOMS (METAL); REFUSE COLLECTION; WASTE DISPOSAL;

FLASH MEMORY;

EID: 79960920699     PISSN: 21601968     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MSST.2011.5937216     Document Type: Conference Paper

References (29)

1. D. Narayanan, E. Thereska, A. Donnelly, S. Elnikety, and A. Rowstron, "Migrating server storage to ssds: analysis of tradeoffs," in EuroSys '09, 2009, pp. 145-158.
2. S. Lee, D. Park, T. Chung, D. Lee, S. Park, and H. Song, "A Log Buffer-based Flash Translation Layer Using Fully-associative Sector Translation," ACM Transactions on Embedded Computing Systems, vol. 6, no. 3, 2007.
3. C.-H. Wu and T.-W. Kuo, "An adaptive two-level management for the flash translation layer in embedded systems," in ICCAD, 2006.
4. C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J. Kim, "A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications," ACM Transactions on Embedded Computing Systems, vol. 7, no. 4, 2008.
5. J. Shin, Z. Xia, N. Xu, R. Gao, X. Cai, S. Maeng, and F. Hsu, "FTL Design Exploration in Reconfigurable High-Performance SSD for Server Applications," in ICS, 2009.
6. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: a Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings," in ASPLOS, 2009.
7. D. Park, B. Debnath, and D. Du, "CFTL: A Convertible Flash Translation Layer Adaptive to Data Access Patterns," in SIGMETRICS, 2010.
8. N. Agrawal, V. Prabhakaran, T. Wobber, J. Davis, M. Manasse, and R. Panigrahy, "Design Tradeoffs for SSD Performance," in USENIX, 2008.
9. L.-P. Chang and T.-W. Kuo, "Efficient Management for Large-scale Flash Memory Storage Systems with Resource Conservation," in ACM Transactions on Storage, vol. 1, no. 4, 2005.
10. B. Debnath, S. Subramanya, D. Du, and D. J. Lilja, "Large Block CLOCK (LB-CLOCK): A Write Caching Algorithm for Solid State Disks," in MASCOTS, 2009.
11. H. Kim and S. Ahn, "BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage," in FAST, 2008.
12. S. Nath and A. Kansal, "FlashDB: Dynamic Self-tuning Database for NAND Flash," in IPSN, 2007.
13. Y. Chang, J. Hsieh, and T. Kuo, "Endurance enhancement of flashmemory storage systems: an efficient static wear leveling design," in DAC, 2007.
14. S. Boboila and P. Desnoyers, "Write Endurance in Flash Drives: Measurements and Analysis," in FAST, 2010.
15. G. Soundararajan, V. Prabhakaran, M. Balakrishnan, and T. Wobber, "Extending SSD Lifetimes with Disk-Based Write Caches," in FAST, 2010.
16. G. Sun, Y. Joo, Y. Chen, D. Niu, Y. Xie, Y. Chen, and H. Li, "A Hybrid Solid-State Storage Architecture for Performance, Energy Consumption and Lifetime Improvement," in HPCA, 2010.
17. L.-P. Chang, "Hybrid solid-state disks: combining heterogeneous NAND flash in large SSDs," in Proceedings of the Asia and South Pacific Design Automation Conference, ser. ASP-DAC '08, 2008, pp. 428-433. [Online]. Available: http://portal.acm.org/citation.cfm?id=1356802.1356908
18. M.-L. Chiang, P. C. H. Lee, and R. chuan Chang, "Managing flash memory in personal communication devices," in Proceedings of the 1997 International Symposium on Consumer Electronics, 1997, pp. 177-182.
19. L.-P. Chang and T.-W. Kuo, "An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems," in RTAS, 2002.
20. J.-W. Hsieh, T.-W. Kuo, and L.-P. Chang, "Efficient Identification of Hot Data for Flash Memory Storage Systems," ACM Transactions on Storage, vol. 2, no. 1, 2006.
21. L.-P. Chang, T.-W. Kuo, and S.-W. Lo, "Real-time garbage collection for flash-memory storage systems of real-time embedded systems," ACM Transactions on Embedded Computing Systems, vol. 3, no. 4, pp. 837-863, 2004.
22. A. Ban, "Wear Leveling of Static Areas in Flash memory," US Patent,6732221, M-Systems, 2004.
23. L. Chang, "An Efficient Wear Leveling for Large-Scale Flash-Memory Storage Systems," in SAC, 2007.
24. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32 mb flash memory," feb. 1995, pp. 132-133, 351.
25. B. H. Bloom, "Space/time trade-offs in hash coding with allowable errors," Commun. ACM, vol. 13, no. 7, 1970.
26. S. Dharmapurikar, P. Krishnamurthy, and D. Taylor, "Longest prefix matching using bloom filters," IEEE/ACM Transactions on Networking, vol. 14, no. 2, pp. 397-409, April 2006.
27. UMass, "OLTP Trace from UMass Trace Repository," http://traces.cs.umass.edu/index.php/Storage/Storage, 2002.
28. Microsoft, "SNIA IOTTA Repository: MSR Cambridge Block I/O Traces," http://iotta.snia.org/traces/list/BlockIO, 2007.
29. D. Narayanan and A. Donnelly, "Write Off-Loading: Practical Power Management for Enterprise Storage," in FAST, 2008.