메뉴 건너뛰기




Volumn 2010, Issue 2, 2010, Pages 142-147

SystemC architectural transaction level modelling for large NoCs

Author keywords

[No Author keywords available]

Indexed keywords

HETEROGENEOUS CORES; MANY-CORE; MODELLING TECHNIQUES; NETWORK ON CHIP; PROCESS USE; SIMULATION TIME; SYSTEM EVALUATION; SYSTEM ON CHIPS; SYSTEM VALIDATION; SYSTEMC; TRANSACTION LEVEL;

EID: 79960601867     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ic.2010.0143     Document Type: Conference Paper
Times cited : (2)

References (12)
  • 4
    • 72149112830 scopus 로고    scopus 로고
    • Open SystemC Initiative (OSCI) , [online]
    • Open SystemC Initiative (OSCI), "OSCI TLM-2.0 user manual," [online] http://www.systemc.org/
    • OSCI TLM-2.0 User Manual
  • 7
    • 23744517184 scopus 로고    scopus 로고
    • Towards a heterogeneous simulation kernel for system-level models: A SystemC kernel for synchronous data flow models
    • DOI 10.1109/TCAD.2005.850819
    • H. D. Patel, and S. K. Shukla, "Towards a heterogeneous simulation kernel for system-level modeling: a SystemC kernel for synchronous data flow models," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24, no. 8, pp. 1261-1271, 2005. (Pubitemid 41118747)
    • (2005) IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , vol.24 , Issue.8 , pp. 1261-1271
    • Patel, H.D.1    Shukla, S.K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.