![]() |
Volumn 2010, Issue 2, 2010, Pages 142-147
|
SystemC architectural transaction level modelling for large NoCs
|
Author keywords
[No Author keywords available]
|
Indexed keywords
HETEROGENEOUS CORES;
MANY-CORE;
MODELLING TECHNIQUES;
NETWORK ON CHIP;
PROCESS USE;
SIMULATION TIME;
SYSTEM EVALUATION;
SYSTEM ON CHIPS;
SYSTEM VALIDATION;
SYSTEMC;
TRANSACTION LEVEL;
COMPUTER SIMULATION;
INDUSTRIAL APPLICATIONS;
SPECIFICATIONS;
VLSI CIRCUITS;
LOGIC DESIGN;
|
EID: 79960601867
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1049/ic.2010.0143 Document Type: Conference Paper |
Times cited : (2)
|
References (12)
|