Towards a heterogeneous simulation kernel for system-level models: A SystemC kernel for synchronous data flow models

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 8, 2005, Pages 1261-1271

  Patel, Hiren D ^a   Shukla, Sandeep K ^a  

^a State University   (United States)

Author keywords

Embedded system design; Heterogeneous; Models of computation; Simulation efficiency; Synchronous data flow; SystemC

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; DISCRETE TIME CONTROL SYSTEMS; EMBEDDED SYSTEMS; MATHEMATICAL MODELS; SYSTEMS ANALYSIS;

EMBEDDED SYSTEM DESIGN; HETEROGENEOUS; MODELS OF COMPUTATION; SIMULATION EFFICIENCY; SYNCHRONOUS DATA FLOW; SYSTEMC;

DATA FLOW ANALYSIS;

EID: 23744517184     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.850819     Document Type: Article

References (32)

1. OSCI. SystemC. [Online], Available:. Available: http://www.systemc.org
2. SPECC. SpecC. [Online]. Available: http://www.ics.uci.edu/specc/
3. SystemVerilog. System Verilog. [Online]. Available: http://www.systemverilog.org/
4. VHDL. VHDL. [Online]. Available: http://www.vhdl.org/.
5. VERILOG. Verilog. [Online]. Available: http://www.verilog.com/.
6. Ptolemy Group. Ptolemy II. [Online]. Available: http://ptolemy.eecs. berkeley.edu/ptolemyII/.
7. T. Grotker, S. Liao, G. Martin, and S. Swan, System Design with SystemC. Norwell, MA: Kluwer, 2002.
8. B. Niemann, F. Mayer, F. Javier, R. Rubio, and M. Speitel, "Refining a high level SystemC model," in SystemC: Methodologies and Applications, W. Muller, W. Rosenstiel, and J. Ruf, Eds. Norwell, MA: Kluwer, 2003.
9. S. Bhattacharyya, P. Murthy, and E. Lee, Software Synthesis from Dataflow Graphs. Norwell, MA: Kluwer, 1996.
10. A. Michalove. Amdahl's law. [Online]. Available: http://home.wlu.edu/_whaleyt/classes/parallel/topics/amdahl.html.
11. L. Lavagno, A. Sangiovanni-Vincentelli, and E. Sentovich. (1998) Models of computation for embedded system design. [Online]. Available: citeseer.nj.nec.com/lavagno98model.html.
12. E. A. Lee and A. L. Sangiovanni-Vincentelli, "Comparing models of computation," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, 1996, pp. 234-241.
13. H. D. Patel and S. K. Shukla, "Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models," FERMAT Lab Virginia Tech., Blacksburg, VA, Tech. Rep. 2004-18. 2004. [Online]. Available: http://fermat.ece.vt.edu.
14. H. D. Patel. (Dec. 2003.) HEMLOCK: Heterogeneous ModeL of Computation Kernel for SystemC. Master's thesis, Dept. Elect. and Comput. Eng. Virginia Polytechnic Inst. and State Univ., Blacksburg, VA. [Online]. Available: http://fermat.ece.vt.edu.
15. H. D. Patel and S. K. Shukla, Truly Heterogeneous Modeling with SystemC. The Netherlands: Kluwer, 2004, ch. Formal Models and Methods for System Design.
16. _, "Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models," in Proc. Great Lakes Symp. VLSI, Boston, MA, 2004, pp. 241-242.
17. _, SystemC Kernel Extensions for Heterogeneous System Modeling. Norwell, MA: Kluwer, 2004.
18. I. Sander and A. Jantsh, System modeling and transformational design refinement in ForSyDe, in IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 23, no. 1, pp. 17-32, Jan. 2004.
19. D. Abraham, H. D. Patel, and S. K. Shukla. (2004) A multi-MOC framework for SOC modeling using SML. FERMAT Lab, Blacksburg, VA. [Online]Tech. Rep. 2004-04
20. S. Sharad and S. K. Shukla, "Efficient simulation of system level models via bisimulation preserving transformations," FERMAT Lab Virginia Tech., Blacksburg, VA, Tech. Rep., 2003-07.
21. N. Savoiu, S. K. Shukla, and R. K. Gupta, "Efficient simulation of synthesis oriented system level designs," in Proc. Int. Symp. System Synthesis (ISSS), Kyoto, Japan, 2002, pp. 168-173.
22. _, "Concurrency in system level design: Conflict between simulation and synthesis goals," in Proc. Int. Workshop Logic and Synthesis (IWLS), New Orleans, LA, 2002, pp. 407-411.
23. _, "Automated concurrency re-assignment in high level system models for efficient system level simulation," in Proc. Design Automation and Test Europe (DATE), Paris, France, 2002, pp. 875-881.
24. E. A. de Kock, G. Essink, W. J. M. Smits, P. van der Wolf, J.-Y. Brunel, W. M. Kruijtzer, P. Lieverse, and K. A. Vissers, "YAPI: Application modeling for signal processing systems," in Proc. Design Automation Conf., Los Angeles, CA, 2000, pp. 402-405.
25. E. Lee et al., Heterogeneous Concurrent Modeling and Design in Java: Introduction to Ptolemy II, Electrical Engineering and Computer Sciences, Univ. California, Berkeley, Jul. 2003.
26. E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," IEEE Trans. Comput., vol. C-36, no. 1, pp. 24-35, 1987.
27. M. Clausen and A. Fortenbacher, "Efficient solution of linear Diophantine equations," J. Symb. Comput., vol. 8, no. 1-2, pp. 201-216, 1989.
28. A. Fortenbacher, "Algebraische Unifikation," Master's thesis, Universität Karlsruhe, Karlsruhe, Germany, 1983.
29. T. Guckenbiehl and A. Herold, "Solving linear Diophantine equations," Universitat Kaiserslautern, Kaiserslautern, Germany, Tech. Rep. SEKI-85-IV-KL, 1985.
30. G. Huet, "An algorithm to generate the basis of solutions to homogeneous linear Diophantine equations," Inf. Process. Lett., vol. 7, no. 3, pp. 144-147, Apr. 1978.
31. D. Pasechnik. Linear Diophantine equation solver. [Online]. Available: http://www.thi.informatik.uni-frankfurt.de/dima/software.html.
32. B. L. A. Girault and E. A. Lee, "Hierarchical finite state machines with multiple concurrency models," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 18, no. 6, pp. 742-760, Jun. 1999.