A hybrid PWM applied to high-power three-level inverter-fed induction-motor drives

IEEE Transactions on Industrial Electronics

Volumn 58, Issue 8, 2011, Pages 3409-3420

  Zhang, Yongchang ^a   Zhao, Zhengming ^b   Zhu, Jianguo ^a  

^a UNIVERSITY OF TECHNOLOGY SYDNEY   (Australia)

^b TSINGHUA UNIVERSITY   (China)

Author keywords

AC motor drives; selective harmonic elimination; space vector modulation; three level inverter

Indexed keywords

AC MOTOR DRIVES; ADJUSTABLE-SPEED DRIVES; HARMONIC DISTRIBUTION; HIGH FREQUENCY; HIGH-POWER; INDUCTION MOTOR DRIVE; INITIAL VALUES; LOW FREQUENCY; LOW-VOLTAGE; MULTIPLE SOLUTIONS; MULTIPLE-GROUP; PULSEWIDTHS; QUARTER WAVES; SELECTIVE HARMONIC ELIMINATION; SPACE VECTOR MODULATION; SPACE VECTOR PWM; SWITCHING ANGLES; THREE LEVEL NPC INVERTER; THREE-LEVEL; THREE-LEVEL INVERTERS; TOTAL HARMONIC DISTORTIONS;

AC GENERATOR MOTORS; AC MOTORS; ELECTRIC DRIVES; HARMONIC ANALYSIS; POWER CONVERTERS; PULSE WIDTH MODULATION; VECTOR SPACES;

DRIVES;

EID: 79960342879     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2010.2090836     Document Type: Article

References (35)

1. B. Wu, High-Power Converters and AC Drives. New York: Wiley-IEEE Press, 2006.
2. H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters-State of the art, challenges, and requirements in industrial applications," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2581-2596, Aug. 2010.
3. D. Zambra, C. Rech, and J. Pinheiro, "Comparison of neutral-point-clamped, symmetrical, and hybrid asymmetrical multilevel inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2297-2306, Jul. 2010.
4. J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," Proc. IEEE, vol. 97, no. 11, pp. 1786-1817, Nov. 2009.
5. J. Rodriguez, S. Bernet, P. Steimer, and I. Lizama, "A survey on neutralpoint- clamped inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2219-2230, Jul. 2010.
6. J. Zaragoza, J. Pou, S. Ceballos, E. Robles, P. Ibaez, and J. L. Villate, "A comprehensive study of a hybrid modulation technique for the neutralpoint- clamped converter," IEEE Trans. Ind. Electron., vol. 56, no. 2, pp. 294-304, Feb. 2009.
7. A. Videt, P. Le Moigne, N. Idir, P. Baudesson, and X. Cimetiere, "A new carrier-based PWM providing common-mode-current reduction and dc-bus balancing for three-level inverters," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 3001-3011, Dec. 2007. (Pubitemid 350130684)
8. L. Ben-Brahim and S. Tadakuma, "A novel multilevel carrier-based PWM-control method for GTO inverter in low index modulation region," IEEE Trans. Ind. Appl., vol. 42, no. 1, pp. 121-127, Jan./Feb. 2006. (Pubitemid 43204774)
9. A. Bendre, G. Venkataramanan, D. Rosene, and V. Srinivasan, "Modeling and design of a neutral-point voltage regulator for a three-level diodeclamped inverter using multiple-carrier modulation," IEEE Trans. Ind. Electron., vol. 53, no. 3, pp. 718-726, Jun. 2006. (Pubitemid 43834589)
10. L. Gao and J. Fletcher, "A space vector switching strategy for three-level five-phase inverter drives," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2332-2343, Jul. 2010.
11. J. I. Leon, O. Lopez, L. G. Franquelo, J. Doval-Gandoy, S. Vazquez, J. Alvarez, and F. D. Freijedo, "Multilevel multiphase feedforward spacevector modulation technique," IEEE Trans. Ind. Electron., vol. 57, no. 6, pp. 2066-2075, Jun. 2010.
12. J. I. Leon, S. Vazquez, J. A. Sanchez, R. Portillo, L. G. Franquelo, J. M. Carrasco, and E. Dominguez, "Conventional space-vector modulation techniques versus the single-phase modulator for multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2473-2482, Jul. 2010.
13. M. Renge and H. Suryawanshi, "Three-dimensional space-vector modulation to reduce common-mode voltage for multilevel inverter," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2324-2331, Jul. 2010.
14. A. R. Beig, G. Narayanan, and V. T. Ranganathan, "Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms," IEEE Trans. Ind. Electron., vol. 54, no. 1, pp. 486-494, Feb. 2007. (Pubitemid 46444046)
15. Y.-H. Lee, B.-S. Suh, and D.-S. Hyun, "A novel PWM scheme for a three level-voltage source inverter with GTO thyristors," IEEE Trans. Ind. Appl., vol. 32, no. 2, pp. 260-268, Mar./Apr. 1996. (Pubitemid 126777178)
16. J. H. Seo, C. H. Choi, and D. S. Hyun, "A new simplified space-vector PWM method for three-level inverters," IEEE Trans. Power Electron., vol. 16, no. 4, pp. 545-550, Jul. 2001. (Pubitemid 32651001)
17. Y. Zhang, Z. Zhao, and Y. Zhang, "Comparison and experiment of multiple solutions for SHEPWM applied to three-level inverter," Trans. China Electrotech. Soc., vol. 22, no. 3, pp. 60-65, 2007. (Pubitemid 46704154)
18. V. Agelidis, A. Balouktsis, and C. Cossar, "On attaining the multiple solutions of selective harmonic elimination PWM three-level waveforms through functionminimization," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 996-1004, Mar. 2008. (Pubitemid 351447542)
19. Y. Zhang and Z. Zhao, "Multiple solutions for selective harmonic eliminated PWM applied to three-level inverter," Trans. China Electrotech. Soc., vol. 22, no. 1, pp. 74-78, 2007. (Pubitemid 46619843)
20. J.Wells, B. Nee, P. Chapman, and P. Krein, "Selective harmonic control: A general problem formulation and selected solutions," IEEE Trans. Power Electron., vol. 20, no. 6, pp. 1337-1345, Nov. 2005. (Pubitemid 41723472)
21. W. Liu, Q. Song, and Y. Chen, "A method of solution to selective harmonic eliminatedPWMswitching angles for NPC inverters," Proc. CSEE, vol. 22, no. 11, pp. 31-34, 2002.
22. W. Fei, X. Du, and B. Wu, "A generalized half-wave symmetry SHE-PWM formulation for multilevel voltage inverters," IEEE Trans. Ind. Electron., vol. 57, no. 9, pp. 3030-3038, Sep. 2010.
23. T. Kato, "Sequential homotopy-based computation of multiple solutions for selected harmonic elimination in PWM inverters," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 46, no. 5, pp. 586-593, May 1999.
24. J. Chiasson, L. Tolbert, K. McKenzie, and Z. Du, "A complete solution to the harmonic elimination problem," IEEE Trans. Power Electron., vol. 19, no. 2, pp. 491-499, Mar. 2004.
25. T.-J. Liang, R. M. O'Connell, and R. G. Hoft, "Inverter harmonic reduction using Walsh function harmonic elimination method," IEEE Trans. Power Electron., vol. 12, no. 6, pp. 971-982, Nov. 1997. (Pubitemid 127765097)
26. B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms," IEEE Power Electron. Lett., vol. 3, no. 3, pp. 92-95, Sep. 2005. (Pubitemid 41729888)
27. M. Dahidah, V. Agelidis, and M. Rao, "On abolishing symmetry requirements in the formulation of a five-level selective harmonic elimination pulse-width modulation technique," IEEE Trans. Power Electron., vol. 21, no. 6, pp. 1833-1837, Nov. 2006. (Pubitemid 44824230)
28. J. Napoles, J. Leon, R. Portillo, L. Franquelo, and M. Aguirre, "Selective harmonic mitigation technique for high-power converters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2315-2323, Jul. 2010.
29. H. L. Liu, G. H. Cho, and S. S. Park, "Optimal PWM design for high power three-level inverter through comparative studies," IEEE Trans. Power Electron., vol. 10, no. 1, pp. 38-47, Jan. 1995.
30. J. Holtz, "Pulsewidth modulation for electronic power conversion," Proc. IEEE, vol. 82, no. 8, pp. 1194-1214, Aug. 1994.
31. Z. Zhao, H. Bai, and L. Yuan, "Analysis of cutting-edge techniques in the high voltage and high power adjustable speed drive systems," Sci. China Ser. E: Technol. Sci., vol. 52, no. 2, pp. 442-449, Feb. 2009.
32. B. Hua, Z. Zhengming, Y. Liqiang, and L. Bing, "A high voltage and high power adjustable speed drive system using the integrated LC and step-up transforming filter," IEEE Trans. Power Electron., vol. 21, no. 5, pp. 1336-1346, Sep. 2006.
33. Z. Yongchang, Z. Zhengming, Z. Yingchao, and S. Gaosheng, "A full sliding mode sensorless control of three-level inverter-fed induction motors," in Proc. IEEE Power Electron. Spec. Conf., 2008, pp. 2825-2831.
34. L. Yuan, Z. Zhao, M. Eltawil, R. Yi, and H. Bai, "Performance evaluation of switch devices equipped in high-power three-level inverters," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2993-3000, Dec. 2007. (Pubitemid 350130683)
35. H. Bai, Z. Zhao, Y. Zhang, H. Zhang, and L. Yuan, "Effect of minimum pulse width on high voltage three-level inverters," Trans. China Electrotech. Soc., vol. 21, no. 12, pp. 60-65, 2006. (Pubitemid 46575776)