Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms

IEEE Transactions on Industrial Electronics

Volumn 54, Issue 1, 2007, Pages 486-494

  Beig, Abdul Rahiman ^a   Narayanan, G ^b   Ranganathan, V T ^b  

^a NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA   (India)

^b INDIAN INSTITUTE OF SCIENCE   (India)

Author keywords

Harmonic distortion; Induction motor drives; Pulsewidth modulated inverters; Pulsewidth modulation

Indexed keywords

ALGORITHMS; ELECTRIC DISTORTION; ELECTRIC DRIVES; ELECTRIC INVERTERS; HARMONIC ANALYSIS; PULSE WIDTH MODULATION; WAVEFORM ANALYSIS;

PULSEWIDTH MODULATED INVERTERS; PULSEWIDTH MODULATION (PWM) WAVEFORMS; SPACE VECTOR PULSEWIDTH MODULATION (SVPWM); TOTAL HARMONIC DISTORTION (THD);

INDUCTION MOTORS;

EID: 33947397260     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2006.888801     Document Type: Article

References (21)

1. J.-S. Lai and F. Z. peng, "Multilevel converters-A new breed of power converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, May/Jun. 1996.
2. H. Stemmler, "High-power industrial drives," Proc. IEEE, vol. 82, pp. 1266-1286, Aug. 1994.
3. J. K. Steinke, "Switching frequency optimal PWM control of a three level inverter," IEEE Trans. Power Electron., vol. 7, no. 3, pp. 487-496, Jul. 1992.
4. G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: A theoretical analysis," IEEE Trans. Power Electron., vol. 7, no. 5, pp. 497-505, Jul. 1992.
5. Q. Ge, X. Wang, S. Zhang, Y. Li, and L. Kong, "A high power NPC three level inverter equipped with IGCTs," in Proc. Int. Power Electronand Motion Control Conf. IPEMC, Aug. 14-16, 2004, vol. 3, pp. 1097-1100.
6. G. Narayanan and V. T. Ranganathan, "Synchronized PWM strategies based on space vector approach. Part 1: Principles of waveform generation," IEE Proc. Electric Power Appl., vol. 146, no. 3, pp. 267-275, May 1999.
7. J. H. Seo, C. H. Choi, and D. S. Hyun, "A new simplified space-vector PWM method for three level inverters," IEEE Trans. Power Electron., vol. 16, no. 4, pp. 545-550, Jul. 2001.
8. S. Chen and G. Joos, "Symemtrical SVPWM pattern generator using field programmable gate array implementation," in Proc. IEEE Appl. Power Electron. Conf., 2002, vol. 2, pp. 1004-1010.
9. S. Wei, B. Wu, and Q. Wang, "An improved space vector PWM control algorithm for multilevel inverters," in Proc. Int. Power Electron. Motion Control Conf., Aug. 14-16, 2004, vol. 3, pp. 1124-1129.
10. C. Wang, B. K. Bose, V. Oleschuk, S. Mondal, and J. O. P. Pinto, "Neural-network-based space-vector PWM of a three level inverter covering overmodulation region and performance evaluation on induction motor drive," in Proc. IECON '03 Conf., Nov. 2-6, 2003, vol. 1, pp. 1-6.
11. M.-C. Wong, Z.-Y. Zhao, Y.-D. Han, and L.-B. Zhao, "Three-dimensional pulse-width modulation technique in three level power inverters for three-phase four-wired system," IEEE Trans. Power Electron., vol. 16, no. 3, pp. 418-427, May 2001.
12. T. Bruckner and D. G. Holmes, "Optimal pulse-width modulation for three level inverters," IEEE Trans. Power Electron., vol. 20, no. 1, pp. 82-89, Jan. 2005.
13. N. Celanovic and D. Borojevic, "A comprehensive study of neutral-point voltage balancing problem in three level neutral point clamped voltage source PWM inverters," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 242-249, Mar. 2002.
14. K. Yamanaka, A. M. Hava, H. Kirino, Y. Tanaka, N. Koga, and T. Kume, "A novel neutral point potential stabilization technique using the information of output current polarities and voltage vector," IEEE Trans. Ind. Appl., vol. 38, no. 6, pp. 1572-1580, Nov./Dec. 2002.
15. M. Botao, L. Congwei, Z. Yang, and L. Fahai, "New SVPWM control scheme for three-phase diode clamping multilevel inverter with balanced dc voltages," in IEEE IECON 2002 Conf., vol. 1, pp. 903-907.
16. H. L. Liu, N. S. Choi, and G. H. Cho, "DSP based space vector PWM for three level inverter with DC-link voltage balancing," in Proc. IEEE IECON 1991 Conf., vol. 2, pp. 197-203.
17. S. Busquets-Monge, S. Somavilla, J. Bordonau, and D. Boroyevich, "A novel modulation for the comprehensive neutral-point balancing in the three level NPC inverter with minimum output switching-frequency ripple," in Proc. IEEE - PESC Conf., Jun. 20-25, 2004, vol. 6, pp. 4226-4232.
18. J. H. Seo and C. H. Choi, "Compensation for the neutral-point potential variation in three level space vector PWM," in Proc. IEEE-APEC Conf., 2001, vol. 2, pp. 1135-1140.
19. H. Zhang, A. Von Jouanne, S. Dai, A. K. Wallace, and F. Wang, "Multilevel inverter modulation schemes to eliminate common-mode voltages," IEEE Trans. Ind. Appl., vol. 36, no. 6, pp. 1645-1653, Nov.-Dec. 2000.
20. A. R. Beig, "Application of three level voltage source inverters to voltage fed and current fed high power induction motor drives," Ph.D. dissertation, Indian Inst. Sci., Bangalore, India, 2004.
21. Reference Guide TMS320F/C240 DSP Controllers: Peripheral Library and Specific Devices Texas Instruments, 1999.