Safe optimisations for shared-memory concurrent programs

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2011, Pages 306-316

  Ševčík, Jaroslav ^a  

^a UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

compiler optimizations; relaxed memory models; semantics

Indexed keywords

C++ (PROGRAMMING LANGUAGE); MEMORY ARCHITECTURE; PROGRAM COMPILERS;

'CURRENT; COMPILER OPTIMIZATIONS; CONCURRENTS PROGRAMS; DATA RACES; ERROR PRONES; HARDWARE OPTIMIZATION; OPTIMISATIONS; RELAXED MEMORY MODELS; SEQUENTIAL CONSISTENCY; SHARED MEMORY;

SEMANTICS;

EID: 79959909081     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1993498.1993534     Document Type: Conference Paper

References (26)

1. S. V. Adve and M. D. Hill. Weak ordering - a new definition. In ISCA'90, pages 2-14, 1990.
2. Sarita V. Adve and Kourosh Gharachorloo. Shared memory consistency models: A tutorial. Computer, 29(12):66-76, 1996.
3. J. Alglave, A. Fox, S. Ishtiaq, M. O. Myreen, S. Sarkar, P. Sewell, and F. Zappa Nardelli. The semantics of Power and ARM multiprocessor machine code. In Proc. DAMP 2009, January 2009.
4. M. Batty, S. Owens, S. Sarkar, P. Sewell, and T.Weber. Mathematizing C++ concurrency. In Proc. POPL, 2011.
5. P. Becker, editor. Programming Languages - C++. Final Committee Draft. 2010. ISO/IEC JTC1 SC22 WG21 N3092.
6. Hans-J. Boehm and Sarita V. Adve. Foundations of the C++ concurrency memory model. In PLDI '08, pages 68-78, New York, NY, USA, 2008. ACM.
7. Gérard Boudol and Gustavo Petri. Relaxed memory models: an operational approach. In POPL '09, pages 392-403, 2009.
8. S. Burckhardt, M. Musuvathi, and V. Singh. Verifying local transformations on relaxed memory models. In CC '10, pages 104-123, 2010.
9. P. Cenciarelli, A. Knapp, and E. Sibilio. The Java memory model: Operationally, denotationally, axiomatically. In 16th ESOP, 2007.
10. J. Gosling, B. Joy, G. Steele, and G. Bracha. Java(TM) Language Specification, The (3rd Edition) (Java Series). Addison-Wesley Professional, July 2005.
11. Intel. A formal specification of Intel Itanium processor family memory ordering, 2002. Available from http://www.intel.com/design/itanium/downloads/ 251429.htm.
12. P. Joisha, R. Schreiber, P. Banerjee, H.-J. Boehm, and D. Chakrabarti. A technique for the effective and automatic reuse of classical compiler optimizations on multithreaded code. Technical Report HPL-2010-81, HP Laboratories, 2010. To appear in POPL 2011.
13. Leslie Lamport. Time, clocks, and the ordering of events in a distributed system. Commun. ACM, 21(7):558-565, 1978. (Pubitemid 8615486)
14. Doug Lea. The JSR-133 cookbook for compiler writers, 2008. http://g.oswego.edu/dl/jmm/cookbook.html.
15. Jaejin Lee, David A. Padua, and Samuel P. Midkiff. Basic compiler algorithms for parallel programs. In PPOPP, pages 1-12. ACM, 1999.
16. J. Manson, W. Pugh, and S. Adve. The Java memory model. In POPL '05, pages 378-391, New York, NY, USA, 2005. ACM Press.
17. Samuel P. Midkiff and David A. Padua. Issues in the optimization of parallel programs. In ICPP (2), pages 105-113. Pennsylvania State University Press, 1990.
18. Vance Morrison. Understand the impact of low-lock techniques in multithreaded apps. MSDN Magazine, Oct 2005.
19. V. Saraswat, R. Jagadeesan, M. Michael, and C. von Praun. A theory of memory models. In PPoPP '07. ACM, Mar 2007.
20. S. Sarkar, P. Sewell, F. Zappa Nardelli, S. Owens, T. Ridge, T. Braibant, M. Myreen, and J. Alglave. The semantics of x86-CC multiprocessor machine code. In POPL'09, January 2009.
21. J. Ševčík. Program Transformations in Weak Memory Models. PhD thesis, University of Edinburgh, Laboratory for Foundations of Computer Science, 2008.
22. J. Ševčík. The Sun Hotspot JVM does not conform with the Java memory model. Technical Report EDI-INF-RR-1252, School of Informatics, University of Edinburgh, 2008.
23. J. Ševčík and D. Aspinall. On validity of program transformations in the Java memory model. In ECOOP '08, pages 27-51, 2008.
24. Dennis Shasha and Marc Snir. Efficient and correct execution of parallel programs that share memory. ACM Trans. Program. Lang. Syst., 10(2):282-312, 1988.
25. Sparc International. Sparc architecture manual, version 9, 2000. Available from http://developers.sun.com/solaris/articles/sparcv9.html.
26. Z. Sura, X. Fang, C. Wong, S. Midkiff, J. Lee, and D. Padua. Compiler techniques for high performance sequentially consistent Java programs. In PPoPP '05, pages 2-13, New York, NY, USA, 2005. ACM.