Design approach of dynamically reconfigurable single flux quantum logic gates

IEEE Transactions on Applied Superconductivity

Volumn 21, Issue 3 PART 1, 2011, Pages 831-834

  Yamanashi, Y ^a   Okawa, I ^a   Yoshikawa, N ^a  

^a YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

Josephson junction; Reconfigurable logic device; Single flux quantum circuit

Indexed keywords

CONTROL SIGNAL; DC BIAS; DESIGN APPROACHES; DIRECT-CURRENT INJECTION; HIGH SENSITIVITY; INTERNAL STATE; JOSEPHSON JUNCTIONS; JOSEPHSON TRANSMISSION LINES; LOGIC FUNCTIONS; NONDESTRUCTIVE READ-OUT; RE-CONFIGURABLE; RECONFIGURABLE LOGIC DEVICE; SINGLE FLUX QUANTUM CIRCUIT; SINGLE FLUX QUANTUM LOGIC; SUPERCONDUCTIVE CIRCUITS;

DC POWER TRANSMISSION; DIRECT INJECTION; FLIP FLOP CIRCUITS; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; LOGIC GATES; MAGNETIC FIELDS; QUANTUM OPTICS; QUANTUM THEORY; SHIFT REGISTERS;

DESIGN;

EID: 79957948218     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2010.2090856     Document Type: Conference Paper

References (9)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
2. C. J. Fourie and W. J. Perold, "An RSFQ DC-resettable latch for building memory and reprogrammable circuits," IEEE Trans. Appl. Superconduct., vol. 15, no. 2, pp. 348-351, Jun. 2005. (Pubitemid 40964375)
3. C. J. Fourie and H. Van Heerden, "An RSFQ superconductive programmable gate array," IEEE Trans. Appl. Supercond., vol. 17, no. 2, pp. 538-541, Jun. 2007. (Pubitemid 47165981)
4. D. Balashov, B. Dimov, M. Khabipov, T. Ortlepp, D. Hagedorn, A. B. Zorin, F.-I. Buchholz, F. H. Uhlmann, and J. Niemeyer, "Passive phase shifter for superconducting Josephson circuits," IEEE Trans. Appl. Supercond., vol. 17, no. 2, Jun. 2007.
5. Y. Yamanashi, A. Akimoto, N. Yoshikawa, M. Tanaka, T. Kawamoto, Y. Kamiya, A. Fujimaki, H. Terai, and S. Yorozu, "A new design approach for control circuits of pipelined single-flux-quantum microprocessors," Supercond. Sci. Technol., vol. 19, pp. S340-S343, Mar. 2006.
6. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield," IEEE Trans. Appl. Supercond., vol. 5, pp. 2447-2452, Jun. 1995.
7. S. B. Kaplan, A. F. Kirichenko, O. A. Mukhanov, and S. Sarwana, "A prescaler circuit for a superconductive time-to-digital converter," IEEE Trans. Appl. Supercond., vol. 11, pp. 513-516, Mar. 2001. (Pubitemid 32513186)
8. H. Park, Y. Yamanashi, K. Taketomi, N. Yoshikawa, M. Tanaka, K. Obata, Y. Ito, A. Fujimaki, N. Takagi, K. Takagi, and S. Nagasawa, "Design and implementation and on-chip high-speed test of SFQ halfprecision floating-point adders," IEEE Trans. Appl. Supercond., vol. 19, pp. 634-639, Jun. 2009.
9. H. Hara, K. Obata, H. Park, Y. Yamanashi, K. Taketomi, N. Yoshikawa, M. Tanaka, A. Fujimaki, N. Takagi, K. Takagi, and S. Nagasawa, "Design, implementation and on-chip high-speed test of SFQ half-precision floating point multiplier," IEEE Trans. Appl. Supercond., vol. 19, pp. 657-660, Jun. 2009.