An RSFQ DC-resettable latch for building memory and reprogrammable circuits

IEEE Transactions on Applied Superconductivity

Volumn 15, Issue 2 PART I, 2005, Pages 348-351

  Fourie, Coenrad Johann ^a   Perold, Willem Jakobus ^a  

^a STELLENBOSCH UNIVERSITY   (South Africa)

Author keywords

Latch; Memory; NDRO; Reprogrammable circuits; RSFQ

Indexed keywords

DATA STORAGE EQUIPMENT; ELECTRIC CURRENTS; ELECTRIC LINES; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; MONTE CARLO METHODS; NONDESTRUCTIVE READOUT; OPTIMIZATION; SEMICONDUCTOR DEVICE MANUFACTURE;

JOSEPHSON TRANSMISSION LINES (JTL); LATCHES; NONDESTRUCTIVE READOUT REGISTER (NDRO); RAPID SINGLE FLUX QUANTUM (RSFQ); REPROGRAMMABLE CIRCUITS;

FLIP FLOP CIRCUITS;

EID: 22044448642     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2005.849831     Document Type: Conference Paper

References (16)

1. Stony Brook University Homepage. [Online]. Available: http://pavel.physics.sunysb.edu/RSFQ/RSFQ.html
2. F. Furuta, A. Akahori, N. Mori, T. Sato, N. Takeuchi, H. Hasegawa, Y. Suzuki, A. Fujimaki, and H. Hayakawa, "Experimental demonstration of single flux quantum logic with resettable latch," IEEE Trans. Appl. Superconduct., vol. 10, no. 2, pp. 1612-1615, June 2000.
3. A. F. Kirichenko, S. Sarwana, D. K. Brock, and M. Radparvar, "Pipelined de-powered SFQ RAM," IEEE Trans. Appl. Superconduct., vol. 11, no. 1, pp. 537-540, March 2001.
4. C. J. Fourie, "A Tool Kit for the Design of Superconducting Programmable Gate Arrays," PhD dissertation, Dept. Electron. Eng., Stellenbosch Univ., Stellenbosch, South Africa, 2003.
5. HYPRES, 175 Clearbrook Road, Elmsford, New York, 10523. [Online] Available: Design rules are available via the HYPRES home page at http://www.hypres.com
6. C. J. Fourie and W. J. Perold, "Comparison of genetic algorithms to other optimization techniques for raising circuit yield in superconducting digital circuits," IEEE Trans. Appl. Superconduct., vol. 13, no. 2, pp. 511-514, June 2003.
7. _, "Inductance variations in RSFQ circuit structures," IEEE Trans. Appl. Superconduct., submitted for publication.
8. Whiteley Research Inc., 456 Flora Vista Avenue, Sunnyvale, CA 94086. [Online]. Available: Homepage http://www.srware.com
9. S. V. Polonsky et al., "New RSFQ circuits," IEEE Trans. Appl. Superconduct., vol. 3, no. 1, pp. 2566-2577, March 1993.
10. S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic, Field-Programmable Gate Arrays, Massachusetts: Kluwer Academic Publishers, 1992.
11. S. Brown and Z. Vranesic, Fundamentals of Digital Logic With VHDL Design, Singapore: McGraw-Hill, 2000, pp. 92-97.
12. A. Hodge Worsham, J. X. Przybysz, J. Kang, and D. L. Miller, "A single flux quantum cross-bar switch and demultiplexer," IEEE Trans. Appl. Superconduct., vol. 5, no. 2, pp. 2996-2999, June 1995.
13. Q. Ke, B. J. Dalrymple, D. J. Durand, and J. W. Spargo, "Single flux quantum crossbar switch," IEEE Trans. Appl. Superconduct., vol. 7, no. 2, pp. 2968-2971, June 1997.
14. A. F. Hebard, S. S. Pei, L. N. Dunkleberger, and T. A. Fulton, "A dc-powered Josephson flip-flop," IEEE Trans. Magn., vol. 15, pp. 408-411, 1979.
15. D. F. Schneider, J. C. Lin, S. V. Polonsky, and V. K. Semenov, "Broadband interfacing of superconducting digital systems to room temperature electronics," IEEE Trans. Appl. Superconduct., vol. 5, no. 2, pp. 3152-3155, June 1995.
16. C. J. Fourie, W. J. Perold, and H. R. Gerber, "Complete Monte Carlo model description of lumped-element RSFQ logic circuits," IEEE Trans. Appl. Superconduct., submitted for publication.