메뉴 건너뛰기




Volumn , Issue , 2003, Pages 148-152

Time-to-failure tree

Author keywords

Fault tree; Field programmable gate arrays (FPGA); Monte Carlo simulation; Time to failure

Indexed keywords

COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; FAILURE ANALYSIS; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; MONTE CARLO METHODS; TREES (MATHEMATICS);

EID: 0037260857     PISSN: 0149144X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (13)

References (9)
  • 3
    • 0026925395 scopus 로고
    • Dynamic fault tree models for fault tolerant computer systems
    • Sept.
    • J. B. Dugan, S. Bavuso, M. Boyd, "Dynamic fault tree models for fault tolerant computer systems", IEEE Trans. Reliability, vol. 41, 1992 Sept., pp. 363-377.
    • (1992) IEEE Trans. Reliability , vol.41 , pp. 363-377
    • Dugan, J.B.1    Bavuso, S.2    Boyd, M.3
  • 4
    • 0034155553 scopus 로고    scopus 로고
    • Developing a low-cost high-quality software tool for dynamic fault-tree analysis
    • March
    • J.B. Dugan, K. J. Sullivan, and D. Coppit, "Developing a Low-Cost High-Quality Software Tool for Dynamic Fault-Tree Analysis", IEEE Tran. Reliability, vol. 49, no. 1, March 2000, pp. 49-59.
    • (2000) IEEE Tran. Reliability , vol.49 , Issue.1 , pp. 49-59
    • Dugan, J.B.1    Sullivan, K.J.2    Coppit, D.3
  • 6
    • 0012993672 scopus 로고    scopus 로고
    • www.altera.com


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.