Enabling power distribution network analysis flows for 3D ICs

IEEE 3D System Integration Conference 2010, 3DIC 2010

Volumn , Issue , 2010, Pages

  Hu, Xiang ^a   Toms, Thomas ^b   Radojcic, Riko ^b   Nowak, Matt ^b   Yu, Nick ^b   Cheng, Chung Kuan ^c  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b QUALCOMM INC   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3-D ICS; EDA VENDORS; POWER DELIVERY; POWER DISTRIBUTION NETWORK; POWER MODEL; QUALCOMM;

ELECTRIC NETWORK ANALYSIS; ELECTRIC POWER TRANSMISSION;

THREE DIMENSIONAL;

EID: 79955976791     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/3DIC.2010.5751433     Document Type: Conference Paper

References (6)

1. T. Bandyopadhyay, R. Chatterjee, D. Chung, M. Swaminathan, and R. Tummala. Electrical modeling of Through Silicon and Package Vias. In IEEE International Conference on 3D System Integration 2009, pages 1-8, 2009.
2. W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P. D. Franzon. Demystifying 3D ICs: the pros and cons of going vertical . IEEE Design and Test of Computers, 22:498-510, 2010. (Pubitemid 41715957)
3. X. Hu, P. Du, and C. K. Cheng. Exploring the Rogue Wave Phenomenon in 3D Power Distribution Networks. In Electrical Performance of Electronic Packaging and Systems, 2010.
4. E. Kulali, E. Wasserman, and J. Zheng. Chip Power Model - A New Methodology for System Power Integrity Analysis and Design. In Electrical Performance and Electronic Packaging, pages 259-262, 2007.
5. S. S. Sapatnekar. Addressing thermal and power delivery bottlenecks in 3D circuits. In Asian and South Pacific Design Automation Conference, pages 423-428, 2009.
6. B. Vaidyanathan, Y. Wang, and Y. Xie. Cost-Aware Lifetime Yield Analysis of Heterogeneous 3D On-chip Cache. In IEEE International Workshop on Memory Technology, Design, and Testing, pages 65-70, 2000.