A 0.46mm2 4dB-NF unified receiver front-end for full-band mobile TV in 65nm CMOS

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 172-173

  Mak, Pui In ^a   Martins, Rui ^a,b  

^a UNIVERSITY OF MACAU   (Macao)

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL MULTIMEDIA BROADCASTING; DIRECT INJECTION; VARIABLE FREQUENCY OSCILLATORS;

CURRENT BALANCING; DIRECT INJECTION-LOCKED; FREQUENCY DIVISION; INJECTION LOCK; NOISE CANCELING; OUTPUT BALANCING; QUADRATURE HARMONICS; RECEIVER FRONT-ENDS;

LOW NOISE AMPLIFIERS;

EID: 79955745309     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2011.5746269     Document Type: Conference Paper

References (7)

1. I. Vassilios, K. Vavelidis, N. Haralabidis et al., "A 65nm CMOS Multistandard, Multiband TV Tuner for Mobile and Multi-Media Applications," IEEE J. Solid-State Circuits, vol. 43, pp. 1522-1533, Jul. 2008.
2. M. Jeong, B. Kim, Y. Cho et al., "A 65nm CMOS Low-Power Small-Size Multistandard, Multiband Mobile Broadcasting Receiver SoC," ISSCC Dig. Tech. Papers, pp. 460-461, Feb. 2010.
3. S. Blaakmeer, E. Klumperink, D. Leenaerts et al., "Wideband Balun-LNA with Simultaneous Output Balancing, Noise-Canceling and Distortion-Canceling" IEEE J. Solid-State Circuits, vol. 43, pp. 1341-1350, Jun. 2008.
4. Z. Ru, E. Klumperink, G. Wienk et al., "A Software-Defined Radio Receiver Architecture Robust to Out-of-Band Interference," ISSCC Dig. Tech. Papers, pp. 230-231, Feb. 2009.
5. J. Weldon, J. Rudell, L. Lin et al., "A 1.75-GHz Highly Integrated Narrowband CMOS Transmitter with Harmonic-Rejection Mixers," ISSCC Dig. Tech. Papers, pp. 160-161, Feb. 2001.
6. A. Liscidini, A. Pirola and R. Castello, "A 1.25mW 75dB-SFDR CT Filter with In-Band Noise Reduction," ISSCC Dig. Tech. Papers, pp. 336-337, Feb. 2009.
7. K. H. Kim, P. W. Coteus, D. Dreps et al., "A 2.6mW 370MHz-to-2.5GHz Open-Loop Quadrature Clock Generator," ISSCC Dig. Tech. Papers, pp. 458-459, Feb. 2008.