An architecture for parallelizing network monitoring based on multi-core processors

Journal of Convergence Information Technology

Volumn 6, Issue 4, 2011, Pages 246-252

  Xu, Chuan ^a   Shi, Weiren ^a   Xiong, Qingyu ^a  

^a CHONGQING UNIVERSITY   (China)

Author keywords

Multi core; Network monitoring; Parallel architecture; Real time

Indexed keywords

10 GBPS; ABNORMAL DETECTION; CAMPUS NETWORK; CONCURRENT EXECUTION; HIGH COSTS; MULTI CORE; MULTI-CORE PROCESSOR; NETWORK MONITORING; NUMERICAL RESULTS; PACKET ANALYSIS; PARALLEL EXECUTIONS; PARALLELIZING; REAL-TIME; REAL-TIME NETWORKS; SOFTWARE-BASED; TRAFFIC IDENTIFICATION;

PARALLEL ARCHITECTURES; PERSONAL COMPUTERS; REAL TIME SYSTEMS;

NETWORK ARCHITECTURE;

EID: 79955683912     PISSN: 19759320     EISSN: None     Source Type: Journal    
DOI: 10.4156/jcit.vol6.issue4.27     Document Type: Article

References (12)

1. R.G. Clegg, M.S. Withall, and A.W.Moore, "Challenges in the capture and dissemination of measurements from high-speed networks", IET Communications, vol. 3, no. 6, pp.957-966, 2009.
2. Schonwalder, Jurgen Marinov, and Vladislav,"On the Impact of Security Protocols on the Performance of SNMP", Network and Service Management, IEEE TRANSACTIONS, vol. 8, no. 1, pp.52-64, 2011.
3. C. Estan, K. Keys, D. Moore, and G. Varghese, "Building a Better NetFlow", ACM SIGCOMM, pp.245-256, 2004. libpcap-PFRING Homepage, "http://www.ntop.org/PF_RING.html", February 2008.
4. N. Duffield, C. Lund, and M. Thorup, "Flow sampling under hard resource constraints", In Proceedings of ACM SIGMETRICS-Performance, pp.85-96, 2004.
5. Nicholas Weaver, Vern Paxson, and Jose M. Gonzalez, "An FPGA-based accelerator for network intrusion prevention", In Proceedings of the ACM Symposium on Field Programmable Gate Arrays, pp.199-206, 2007.
6. th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, pp.109-118, 2008.
7. Xiang Wang, Yaxuan Qi, Yibo Xue and Jun Li, "Towards High-Performance Network Intrusion Prevention System on Multi-core Network Service Processor", In Proceedings of the 15th IEEE International Conference on Parallel and Distributed System, pp.220-227, 2009.
8. Fei He, Yaxuan Qi, Yibo Xue and Jun Li, "YACA: Yet Another Cluster-based Architecture for Network Intrusion Prevention", In Proceedings of IEEE GLOBECOM, pp.1-5, 2010.
9. Wen-Yew Liang, Chi-Yu Weng, Yen-Lin Chen and Che Wun Chiou, "Design of a Parallel Face Detection Algorithm for Distributed Low Cost IP-based Surveillance Systems", JCIT, Vol. 6, No. 2, pp. 306-318, 2011.
10. Vern Paxson, Robin Sommer, and Nicholas Weaver, "An Architecture for Exploiting Multi-Core Processors to Parallelize Network Intrusion Prevention", In Proceedings of IEEE Sarnoff Symposium, pp.1-7, 2007.
11. Yongheng Chen, Wanli Zuo, Fengling He, Kerui Chen, "Optimization Strategy of Parallel Query Processing Based on Multi-core Architecture", JCIT, Vol. 5, No. 8, pp. 21-25, 2010.
12. Alaa M. Al-Obaidi, Sai Peck Lee, "A Concurrent Multithreaded Scheduling Model for Solving Fibonacci Series on Multicore Architecture", IJACT, Vol. 3, No. 2, pp. 24-37, 2011.