YACA: Yet another cluster-based architecture for network intrusion prevention

GLOBECOM - IEEE Global Telecommunications Conference

Volumn , Issue , 2010, Pages

  He, Fei ^a   Qi, Yaxuan ^a,b   Xue, Yibo ^a,b   Li, Jun ^a,b  

^a TSINGHUA UNIVERSITY   (China)

^b TSINGHUA NATIONAL LABORATORY FOR INFORMATION SCIENCE AND TECHNOLOGY   (China)

Author keywords

Intrusion prevention; Network processor; Session table

Indexed keywords

CLUSTER COMPUTING; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT DESIGN;

ARCHITECTURAL APPROACH; CLUSTER-BASED ARCHITECTURE; DEEP INSPECTION; HIGH PERFORMANCE NETWORKS; INTRUSION PREVENTION; INTRUSION PREVENTION SYSTEMS; NETWORK INTRUSIONS; NETWORK PROCESSOR; NETWORK TRAFFIC; SESSION TABLE;

NETWORK ARCHITECTURE;

EID: 79551632064     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GLOCOM.2010.5684122     Document Type: Conference Paper

References (10)

1. http://www.caviumnetworks.com/OCTEON-Plus-CN58XX.html.
2. http://www.netlogicmicro.com/Products/MultiCore/MultiCore.htm.
3. M. R. Hussain, "Multi-Core Processors for Networking and Communication Equipment", Keynote of ANCS, 2006.
4. th International Symposium on Recent Advances in Intrusion Detection, 2007.
5. th International Information Security Conference, 2005.
6. K. Xinidis, I. Charitakis, S. Antonatos, K. G. Anagnostakis, and E. P. Markatos, "An Active Splitter Architecture for Intrusion Detection and Prevention," IEEE Transactions on Dependable and Secure Computing, Vol. 3, No. 1, 2006.
7. th International Conference on Security and Privacy in Communication Networks, 2008.
8. Cavium Networks, "OCTEON Plus CN58XX Hardware Reference Manual," 2008.
9. LBNL/ICSI Enterprise Tracing Project, http://www.icir.org/ enterprisetracing/ index.html.
10. J. Mudigonda, H. M. Vin, R. Yavatkar, "Overcoming the Memory Wall in Packet Processing: Hammers or Ladders," Proc. of the 2005 ACM Symposium on Architecture and Networking and Communication Systems, 2005.