Fast in-place, comparison-based sorting with CUDA: A study with bitonic sort

Concurrency and Computation: Practice and Experience

Volumn 23, Issue 7, 2011, Pages 681-693

  Peters, Hagen ^a   Schulz Hildebrandt, Ole ^a   Luttenberger, Norbert ^a  

^a UNIVERSITY OF KIEL   (Germany)

Author keywords

bitonic sort; CUDA; GPGPU; parallel sorting

Indexed keywords

MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

BITONIC SORT; CUDA; CUDA (COMPUTE UNIFIED DEVICE ARCHITECTURE); GENERAL-PURPOSE COMPUTING; GPGPU; HIGH PROCESSING POWER; PARALLEL SORTING; PARALLEL SORTING ALGORITHMS;

GRAPHICS PROCESSING UNIT;

EID: 79953269092     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.1686     Document Type: Article

References (24)

1. Kapasi UJ, Dally WJ, Rixner S, Mattson PR, Owens JD, Khailany B,. Efficient conditional operations for data-parallel architectures. MICRO 33: Proceedings of the 33rd Annual ACM/IEEE International Symposium on Microarchitecture. ACM: New York, NY, U.S.A., 2000; 159-170. (Pubitemid 32255840)
2. Purcell TJ, Donner C, Cammarano M, Wann Jensen H, Hanrahan P,. Photon mapping on programmable graphics hardware. HWWS '03: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware. Eurographics Association, Aire-la-Ville, Switzerland, 2003; 41-50.
3. Kipfer P, Segal M, Westermann R,. Uberflow: A GPU-based particle engine. HWWS '04: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware. ACM: New York, NY, U.S.A., 2004; 115-122.
4. Govindaraju N, Raghuvanshi N, Henson M, Manocha D,. A cache-efficient sorting algorithm for database and data mining computations using graphics processors. Technical Report, University of North Carolina-Chapel Hill, 2005.
5. Greb A, Zachmann G,. Gpu-abisort: Optimal parallel sorting on stream architectures. 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), Rhodes Island, Greece, 2006.
6. Batcher KE,. Sorting networks and their applications. AFIPS Spring Joint Computer Conference, Atlantic City, U.S.A., 1967.
7. Harris M, Sengupta S, Owens JD,. Parallel prefix sum (scan) with cuda. GPU Gems 3. Addison-Wesley: Reading, MA, 2007.
8. Grand SL,. Broad-phase collision detection with cuda. GPU Gems 3. Addison-Wesley: Reading, MA, 2007.
9. He B, Govindaraju NK, Luo Q, Smith B,. Efficient gather and scatter operations on graphics processors. SC '07: Proceedings of the 2007 ACM/IEEE Conference on Supercomputing. ACM: New York, NY, U.S.A., 2007; 1-12.
10. Sengupta S, Harris M, Zhang Y, Owens JD,. Scan primitives for GPU computing. GH '07: Proceedings of the 22nd ACM SIGGRAPH/EUROGRAPHICS Symposium on Graphics Hardware. Eurographics Association, Aire-la-Ville, Switzerland, 2007; 97-106.
11. Cederman D, Tsigas P,. A practical quicksort algorithm for graphics processors. ESA '08: Proceedings of the 16th Annual European Symposium on Algorithms. Springer: Berlin, Heidelberg, 2008; 246-258.
12. Sintorn E, Assarsson U,. Fast Parallel GPU-sorting using a Hybrid Algorithm, vol. 68. Academic Press, Inc.: Orlando, FL, U.S.A., 2008; 1381-1388.
13. Satish N, Harris M, Garland M,. Designing efficient sorting algorithms for many core GPUs. Proceedings 23rd IEEE International Parallel and Distributed Processing Symposium, Rome, Italy, May 2009.
14. Leischner N, Osipov V, Sanders P,. GPU sample sort. CoRR; abs/0909.5649, 2009.
15. Peters H, Schulz-Hildebrandt O, Luttenberger N,. Fast in-place sorting with CUDA based on bitonic sort. PPAM09: Proceedings of the International Conference on Parallel Processing and Applied Mathematics, Wroclaw, Poland, September 2009.
16. Peters H, Schulz-Hildebrandt O, Luttenberger N,. Parallel external sorting for CUDA-enabled GPUs with load balancing and low transfer overhead. IPDPS2010: Proceedings of the 24th IEEE International Parallel & Distributed Processing Symposium, Workshops and Phd Forum, Atlanta, U.S.A., April 2010.
17. NVIDIA. Nvidia CUDA programming guide. Available at: [December 2010 ].
18. He B, Fang W, Luo Q, Govindaraju NK, Wang T,. Mars: A mapreduce framework on graphics processors. PACT '08: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques. ACM: New York, NY, U.S.A., 2008; 260-269.
19. Dean J, Ghemawat S,. Google Inc. Mapreduce: Simplified data processing on large clusters. OSDI'04: Proceedings of the Sixth Conference on Symposium on Opearting Systems Design and Implementation, New York, U.S.A., USENIX Association, 2004.
20. Bakkum P, Skadron K,. Accelerating SQL database operations on a GPU with CUDA. GPGPU'10: Proceedings of the Third Workshop on General-Purpose Computation on Graphics Processing Units. ACM: New York, NY, U.S.A., 2010; 94-103.
21. Govindaraju, Naga, Gray, Jim, Kumar, Ritesh, Manocha, Dinesh,. Gputerasort: High performance graphics co-processor sorting for large database management. SIGMOD'06: Proceedings of the 2006 ACM SIGMOD International Conference on Management of Data. ACM: New York, NY, U.S.A., 2006; 325-336. (Pubitemid 46950863)
22. NVIDIA. Fermi compute architecture white paper. Available at: [December 2010 ].
23. [April 2000 ].
24. Chhugani J, Nguyen AD, Lee VW, Macy W, Hagog M, Chen Y-K, Baransi A, Kumar S, Dubey P,. Efficient implementation of sorting on multi-core SIMD CPU architecture. Proceedings of the VLDB Endowment 2008; 1 (2): 1313-1324.