Creating portable and efficient packet processing applications

Design Automation for Embedded Systems

Volumn 15, Issue 1, 2011, Pages 51-85

  Morandi, Olivier ^a   Risso, Fulvio ^a   Rolando, Pierluigi ^a   Valenti, Silvio ^b   Veglia, Paolo ^b  

^a POLITECNICO DI TORINO   (Italy)

^b TELECOM PARISTECH   (France)

Author keywords

High speed packet processing; Network code portability; Network processors; Network Virtual Machine

Indexed keywords

ABSTRACTION LAYER; APPLICATION DOMAINS; DATA-PLANE; HARDWARE PLATFORM; HIGH-SPEED NETWORK DEVICES; HIGH-SPEED PACKET PROCESSING; NETWORK CODES; NETWORK PROCESSOR; NETWORK PROCESSOR ARCHITECTURES; NETWORK PROCESSORS; NETWORK VIRTUAL MACHINE; PACKET PROCESSING; PROGRAMMING ABSTRACTIONS; PROGRAMMING MODELS; SOFTWARE DEVELOPMENT; VIRTUAL MACHINES;

ABSTRACTING; ARTS COMPUTING; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; COMPUTER SIMULATION; COMPUTER SOFTWARE PORTABILITY; HETEROGENEOUS NETWORKS; PACKET NETWORKS; PROGRAM COMPILERS; SOFTWARE DESIGN;

NETWORK CODING;

EID: 79953201136     PISSN: 09295585     EISSN: 15728080     Source Type: Journal    
DOI: 10.1007/s10617-011-9072-8     Document Type: Article

References (34)

1. AV Aho MJ Corasick 1975 Efficient string matching: an aid to bibliographic search Commun ACM 18 6 333 340 10.1145/360825.360855 0301.68048 371172
2. Baldi M, Risso F (2005) A framework for rapid development and portable execution of packet-handling applications. In: Proceedings of the 5th IEEE international symposium on signal processing and information technology, December 2005, pp 233-238
3. Baldi M, Risso F (2005) Towards effective portability of packet handling applications across heterogeneous hardware platforms. In: Proceedings of the 7th annual international working conference on active and programmable networks, November 2005
4. Bernstein D, Golumbic M, Mansour Y, Pinter R, Goldin D, Krawczyk H, Nahshon I (1989) Spill code minimization techniques for optimizing compliers. In: PLDI '89: proceedings of the ACM SIGPLAN 1989 conference on programming language design and implementation. ACM, New York, pp 258-263
5. P Briggs KD Cooper L Torczon 1994 Improvements to graph coloring register allocation ACM Trans Program Lang Syst 16 3 428 455 10.1145/177492.177575
6. Budimlic Z, Cooper KD, Harvey TJ, Kennedy K, Oberg TS, Reeves SW (2002) Fast copy coalescing and live-range identification. In: PLDI '02: proceedings of the ACM SIGPLAN 2002 conference on programming language design and implementation. ACM, New York, pp 25-32 (Pubitemid 34991504)
7. J Carlstrom T Boden 2004 Synchronous dataflow architecture for network processors IEEE MICRO 24 5 10 18 10.1109/MM.2004.57
8. Chen MK, Li XF, Lian R, Lin JH, Liu L, Liu T, Ju R (2005) Shangri-la: achieving high performance from compiled network applications while enabling ease of programming. In: Proceedings of the 2005 ACM SIGPLAN conference on programming language design and implementation
9. Ciminiera L, Leogrande M, Liu J, Morandi O, Risso F (2010) A tunnel-aware language for network packet filtering. In: IEEE Globecom 2010-next generation networking symposium, Miami, FL (USA), December 2010
10. R Cytron J Ferrante BK Rosen MN Wegman FK Zadeck 1991 Efficiently computing static single assignment form and the control dependence graph ACM Trans Program Lang Syst 13 4 451 490 10.1145/115372.115320
11. Ennals R, Sharp R, Mycroft A (2005) Task partitioning for multi-core network processors. In: Proceedings of the international conference on compiler construction (CC)
12. European Computer Manufacturers Association. Common language infrastructure (CLI)-Partitions I to VI. International standard; ECMA-335 ISO 9660: 1988 (E), ECMA International, Geneva, June 2006
13. Fisher JA (1995) Trace scheduling: a technique for global microcode compaction. IEEE Computer Society Press, Los Alamitos, pp 186-198
14. CW Fraser RR Henry TA Proebsting 1992 Burg: fast optimal instruction selection and tree parsing ACM SIGPLAN Not 27 4 68 76 10.1145/131080.131089
15. L George AW Appel 1996 Iterated register coalescing ACM Trans Program Lang Syst 18 3 300 324 10.1145/229542.229546 (Pubitemid 126417402)
16. Hennessy JL, Patterson DA (2006) Computer architecture: a quantitative approach. Morgan Kaufmann, San Francisco
17. Johnson EJ, Kunze AR (2003) Ixp2400-2800 Programming: the complete microengine coding guide. Intel Press
18. Korobeynikov A (2007) Improving switch lowering for the LLVM compiler system. In: Proceedings of the 2007 spring young researchers colloquium on software engineering (SYRCoSE'2007). Moscow, Russia, May 2007
19. EA Lee 2006 The problem with threads Computer 39 5 33 42 10.1109/MC.2006.180 (Pubitemid 43786509)
20. Lindholm T, Yellin F (1999) Java virtual machine specification. Addison-Wesley Longman Publishing Co, Inc, Boston
21. Memik G, Mangione-Smith WH (2003) Nepal: a framework for efficiently structuring applications for network processors. In: Proc of second workshop on network processors (NP), held in conjunction with HPCA, Anaheim, CA, Feb 2003
22. B. Microsystems (2007) Chesapeake network processor (see the press release: http://www.baymicrosystems.com/news-and-events/press-releases/bay- microsystems-ships-chesapeake.php )
23. Morandi O, Moscardi G, Risso F (2009) An intrusion detection sensor for the netvm virtual processor. In: International conference on information networking, 2009. ICOIN 2009, pp 1-5, Jan 2009
24. Morandi O, Risso F, Baldi M, Baldini A (2008) Enabling flexible packet filtering through dynamic code generation. In: IEEE international conference on communications, 2008. ICC '08, pp 5849-5856, May 2008
25. R Morris E Kohler J Jannotti MF Kaashoek 1999 The click modular router SIGOPS Oper Syst Rev 33 5 217 231 10.1145/319344.319166 (Pubitemid 129548358)
26. Muchnick SS (1997) Advanced compiler design and implementation. Morgan Kaufmann, San Francisco
27. Myers G. Overview of IP fabrics' PPL language and virtual machine, white paper
28. C. Networks (2004) Octeon network processors (see the press release: http://www.caviumnetworks.com/newsevents-octeon-cavium.html )
29. N Shah W Plishker K Ravindran K Keutzer 2004 Np-click: a productive software development approach for network processors IEEE MICRO 24 5 45 54 10.1109/MM.2004.53
30. Shi Y, Casey K, Ertl MA, Gregg D (2008) Virtual machine showdown: stack versus registers. ACM Trans Archit Code Optim 4(4). doi: 10.1145/1328195.1328197
31. Wagner J, Leupers R (2001) C compiler design for an industrial network processor. In: LCTES '01: Proceedings of the ACM SIGPLAN workshop on languages, compilers and tools for embedded systems. ACM, New York, pp 155-164 (Pubitemid 33719931)
32. Wun B, Crowley P, Raghunath A (2008) Design of a scalable network programming framework. In: ANCS '08: proceedings of the 4th ACM/IEEE symposium on architectures for networking and communications systems. ACM, New York, pp 10-18
33. Xelerated (2003) Xelerator X11 network processor (see the press release: http://www.xelerated.com/en/Xelerated-Unveils-the-X11-Network-Processor-.aspx )
34. The Netgroup at Politecnico di Torino (2004) The NetBee library. Available online at http://www.nbee.org