-
2
-
-
0040291388
-
"The Click Modular Router"
-
Aug
-
E. Kohler et al., "The Click Modular Router," ACM Trans. Computer Systems, vol. 18, no. 3, Aug. 2000, pp. 263-297.
-
(2000)
ACM Trans. Computer Systems
, vol.18
, Issue.3
, pp. 263-297
-
-
Kohler, E.1
-
3
-
-
0003703503
-
Understanding Network Processors
-
master's thesis, Electrical Eng. and Computer Sciences Dept., Univ. of California, Berkeley
-
N. Shah, Understanding Network Processors, master's thesis, Electrical Eng. and Computer Sciences Dept., Univ. of California, Berkeley, 2001.
-
(2001)
-
-
Shah, N.1
-
5
-
-
8844279420
-
"A C-Based Programming Language for Multiprocessor Network SoC Architectures"
-
Academic Press, Nov
-
Kevin Crozier, "A C-Based Programming Language for Multiprocessor Network SoC Architectures," Network Processor Design: Issues and Practices, vol. 2, Academic Press, Nov. 2003, pp. 427-443.
-
(2003)
Network Processor Design: Issues and Practices
, vol.2
, pp. 427-443
-
-
Crozier, K.1
-
6
-
-
9644285265
-
"Programming Models for Network Processors"
-
Dec
-
N. Shah, W. Plishker, and K. Keutzer, "Programming Models for Network Processors," Network Processor Design: Issues and Practices, vol. 2, Dec. 2003, pp. 181-202.
-
(2003)
Network Processor Design: Issues and Practices
, vol.2
, pp. 181-202
-
-
Shah, N.1
Plishker, W.2
Keutzer, K.3
-
7
-
-
85084164268
-
"Flexible Control of Parallelism in a Multiprocessor PC Router"
-
ACM Press
-
B. Chen and R. Morris, "Flexible Control of Parallelism in a Multiprocessor PC Router," Proc. Usenix Ann. Tech. Conf. (USENIX 01), ACM Press, 2001, pp. 333-346.
-
(2001)
Proc. Usenix Ann. Tech. Conf. (USENIX 01)
, pp. 333-346
-
-
Chen, B.1
Morris, R.2
-
8
-
-
33746250498
-
"Automated Task Allocation on Single Chip, Hardware Multithreaded, Multiprocessor Systems"
-
W. Plishker et al., "Automated Task Allocation on Single Chip, Hardware Multithreaded, Multiprocessor Systems," Proc. Workshop on Embedded Parallel Architectures (WEPA 04), 2004, http://www.gigascale.org/pubs/493/plishker_auto_task.pdf.
-
(2004)
Proc. Workshop on Embedded Parallel Architectures (WEPA 04)
-
-
Plishker, W.1
-
9
-
-
0042134647
-
"A Fast Pseudo-Boolean Constraint Solver"
-
(DAC 03), IEEE Press
-
D. Chai and A. Kuehlmann, "A Fast Pseudo-Boolean Constraint Solver," Proc. 40th Design Automation Conf. (DAC 03), IEEE Press, 2003, pp. 830-835.
-
(2003)
Proc. 40th Design Automation Conf.
, pp. 830-835
-
-
Chai, D.1
Kuehlmann, A.2
-
13
-
-
0003661738
-
"Definition of the Differentiated Services Field (DS Field) in the IPv4 and IPv6 Headers"
-
RFC 2474, Internet Engineering Task Force (IETF) Dec
-
K. Nichols et al., "Definition of the Differentiated Services Field (DS Field) in the IPv4 and IPv6 Headers," RFC 2474, Internet Engineering Task Force (IETF), Dec. 1998.
-
(1998)
-
-
Nichols, K.1
-
14
-
-
8844265596
-
-
Workshop on Productivity and Performance in High-End Computing (P-PHEC 04)
-
N. Shah, W. Plishker, and K. Keutzer, "Comparing Network Processor Programming Environments: A Case Study," Workshop on Productivity and Performance in High-End Computing (P-PHEC 04), http://researchweb.watson.ibm.com/people/r /rajamony/pphec2004, 2004, pp. 19-26.
-
(2004)
"Comparing Network Processor Programming Environments: A Case Study"
, pp. 19-26
-
-
Shah, N.1
Plishker, W.2
Keutzer, K.3
|