메뉴 건너뛰기




Volumn , Issue , 2010, Pages

FPGA PUF using programmable delay lines

Author keywords

FPGA; Majority voting; Physical unclonable functions; Programmable delay line; Tuning

Indexed keywords

AVERAGE ERRORS; EFFICIENT IMPLEMENTATION; ENVIRONMENTAL VARIATIONS; EXPERIMENTAL EVALUATION; FINE TUNING; FPGA; HIGH RESOLUTION; INTERNAL STRUCTURE; LOOK UP TABLE; MAJORITY VOTING; METASTABILITIES; PHYSICAL UNCLONABLE FUNCTIONS; PROGRAMMABLE DELAY; PROGRAMMABLE DELAY LINE; PROGRAMMABLE DELAY LINES; SWITCH STRUCTURE; SYSTEMATIC VARIATION; TEMPERATURE VARIATION;

EID: 79952518421     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WIFS.2010.5711471     Document Type: Conference Paper
Times cited : (157)

References (19)
  • 3
    • 38049015807 scopus 로고    scopus 로고
    • FPGA intrinsic PUFs and their use for IP protection
    • J. Guajardo, S. Kumar, G. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," in CHES, 2007, pp. 63-80.
    • (2007) CHES , pp. 63-80
    • Guajardo, J.1    Kumar, S.2    Schrijen, G.3    Tuyls, P.4
  • 5
    • 34547307341 scopus 로고    scopus 로고
    • Physical unclonable functions for device authentication and secret key generation
    • DOI 10.1109/DAC.2007.375043, 4261134, 2007 44th ACM/IEEE Design Automation Conference, DAC'07
    • G. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in DAC, 2007, pp. 9-14. (Pubitemid 47129916)
    • (2007) Proceedings - Design Automation Conference , pp. 9-14
    • Suh, G.E.1    Devadas, S.2
  • 7
    • 76949093125 scopus 로고    scopus 로고
    • Techniques for design and implementation of secure reconfigurable PUFs
    • M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Techniques for design and implementation of secure reconfigurable PUFs," TRETS, vol. 2, no. 1, pp. 1-33, 2009.
    • (2009) TRETS , vol.2 , Issue.1 , pp. 1-33
    • Majzoobi, M.1    Koushanfar, F.2    Potkonjak, M.3
  • 9
    • 85077688405 scopus 로고    scopus 로고
    • Active hardware metering for intellectual property protection and security
    • Y. M. Alkabani and F. Koushanfar, "Active hardware metering for intellectual property protection and security," in USENIX Security Symposium, 2007, pp. 1-16.
    • (2007) USENIX Security Symposium , pp. 1-16
    • Alkabani, Y.M.1    Koushanfar, F.2
  • 11
    • 80051747707 scopus 로고    scopus 로고
    • FPGA time-bounded unclonable authentication
    • M. Majzoobi, A. Elnably, and F. Koushanfar, "FPGA time-bounded unclonable authentication," in IH, 2010.
    • (2010) IH
    • Majzoobi, M.1    Elnably, A.2    Koushanfar, F.3
  • 12
    • 77950450649 scopus 로고    scopus 로고
    • SIMPL system: On a public key variant of physical unclonable function
    • U. Rührmair, "SIMPL system: on a public key variant of physical unclonable function," Cryptology ePrint Archive, 2009.
    • (2009) Cryptology EPrint Archive
    • RüHrmair, U.1
  • 13
    • 70350469042 scopus 로고    scopus 로고
    • Hardware-based public-key cryptography with public physically unclonable functions
    • N. Beckmann and M. Potkonjak, "Hardware-based public-key cryptography with public physically unclonable functions," in IH, 2009, pp. 206-220.
    • (2009) IH , pp. 206-220
    • Beckmann, N.1    Potkonjak, M.2
  • 16
    • 79952492837 scopus 로고    scopus 로고
    • Rapid FPGA characterzation using clock synthesis and signal sparsity
    • M. Majzoobi, E. Dyer, A. Elnably, and F. Koushanfar, "Rapid FPGA characterzation using clock synthesis and signal sparsity," in ITC, 2010.
    • (2010) ITC
    • Majzoobi, M.1    Dyer, E.2    Elnably, A.3    Koushanfar, F.4
  • 17
    • 67249147207 scopus 로고    scopus 로고
    • Testing techniques for hardware security
    • M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Testing techniques for hardware security," in ITC, 2008, pp. 1-10.
    • (2008) ITC , pp. 1-10
    • Majzoobi, M.1    Koushanfar, F.2    Potkonjak, M.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.