Intimate mixing of analogue and digital signals in a field-programmable mixed-signal array with lopsided logic

2010 IEEE Biomedical Circuits and Systems Conference, BioCAS 2010

Volumn , Issue , 2010, Pages 234-237

  Bamford, Simeon A ^a,b   Giulioni, Massimiliano ^b  

^a UNIVERSITAT POMPEU FABRA   (Spain)

^b ISTITUTO SUPERIORE DI SANITÀ   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ALL DIGITAL; CLOCK SLEW; CROWBAR CURRENT; D-TYPE FLIP FLOPS; DIGITAL BLOCKS; DIGITAL DOMAIN; DIGITAL FUNCTIONS; DIGITAL SIGNALS; MIXED SIGNAL; NEURAL SIGNAL PROCESSING; PROGRAMMABLE DEVICES;

SIGNAL PROCESSING;

FLIP FLOP CIRCUITS;

EID: 79952389857     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BIOCAS.2010.5709614     Document Type: Conference Paper

References (12)

1. E. Lee and W. Hui, "A novel switched-capacitor based field-programmable analog array architecture," Analog Integrated Circuits and Signal Processing, vol. 17, pp. 35-50, 1998.
2. C. Hofstotter, M. Mintz, and P. Verschure, "The cerebellum in action: a simulation and robotics study," European Journal of Neuroscience, vol. 16, pp. 1361-1376, 2002.
3. D. Badoni, M. Giulioni, and V. Dante, "An aVLSI recurrent network of spiking neurons with reconfigurable and plastic synapses," in ISCAS, 2006.
4. J. Schemmel, J. Fieres, and K. Meier, "Wafer-scale integration of analog neural networks," in International Joint Conference on Neural Networks (IJCNN), 2008.
5. T. Giuma and A. Ebenal, "Programmable hardware and the new analog capacity," in Systems, Second International Conference on, pp. 19-24, 2007.
6. P. Chow, P. Chow, and P. Gulak, "A field-programmable mixed-analog-digital array," in Field-Programmable Gate Arrays, Proceedings of the Third International ACM Symposium on, 1995.
7. S. Bamford and M. Giulioni, "Towards a field programmable analogue array for neural signal processing and neural modelling," in BIOCAS, 2010 - submitted - 〈note for reviewers, this can be evaluated at: http://www.sim.me.uk/neural/2010BIOCAS1.pdf〉.
8. G. Indiveri, "A low power adaptive integrate-and-fire neuron circuit," in IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 820-823, 2003.
9. S. Brown and J. Rose, "FPGA and CPLD architectures: a tutorial," Design & Test of Computers, IEEE, vol. 13S, no. 2, pp. 42-57, 1996.
10. C. Mead and T. Delbruck, "Scanners for visualizing activity of analog VLSI circuitry," Analog Integrated Circuits and Signal Processing, vol. 1, pp. 93-106, 1991.
11. R. Pasqualini, "Flipflop that can tolerate arbitrarily slow clock edges," 2007 US Patent 7265599.
12. I. Kuon, R. Tessier, and J. Rose, "FPGA architecture: Survey and challenges," Foundations and Trends in Electronic Design Automation, vol. 2, no. 2, pp. 135-253, 2007.