-
1
-
-
79952040635
-
Precision opamps design FAQs
-
Jan., [Online]. Available
-
D. Tuite, "Precision opamps design FAQs," Electronic Design, Jan. 2006. [Online]. Available: http://electronicdesign.com/Files/29/ 11876/11876-01.pdf
-
(2006)
Electronic Design
-
-
Tuite, D.1
-
2
-
-
0019702024
-
AMPLIFIER TECHNIQUES FOR COMBINING LOW NOISE, PRECISION, AND HIGH-SPEED PERFORMANCE.
-
G. Erdi, "Amplifier techniques for combining low noise, precision, and high-speed performance," IEEE J. Solid-State Circuits, vol. SSC-16, no. 6, pp. 653-661, Dec. 1981. (Pubitemid 12466986)
-
(1981)
IEEE Journal of Solid-State Circuits
, vol.SC-16
, Issue.6
, pp. 653-661
-
-
Erdi George1
-
4
-
-
60849088677
-
-
Amsterdam, The Netherlands: Newnes, ser. Analog Devices Series
-
W. G. Jung, Op Amp Applications Handbook. Amsterdam, The Netherlands: Newnes, 2004, ser. Analog Devices Series.
-
(2004)
Op Amp Applications Handbook
-
-
Jung, W.G.1
-
6
-
-
0016592668
-
A precision trim technique for monolithic analog circuits
-
Dec.
-
G. Erdi, "A precision trim technique for monolithic analog circuits," IEEE J. Solid-State Circuits, vol. SSC-10, no. 6, pp. 412-416, Dec. 1975.
-
(1975)
IEEE J. Solid-State Circuits
, vol.SSC-10
, Issue.6
, pp. 412-416
-
-
Erdi, G.1
-
7
-
-
0019654273
-
LOW-NOISE HIGH-PRECISION OPERATIONAL AMPLIFIER.
-
D. P. Laude, "A low-noise high precision operational amplifier," IEEE J. Solid-State Circuits, vol. SSC-16, no. 6, pp. 748-750, Dec. 1981. (Pubitemid 12467000)
-
(1981)
IEEE Journal of Solid-State Circuits
, vol.SC-16
, Issue.6
, pp. 748-750
-
-
Laude, D.P.1
-
8
-
-
0025444858
-
Op amp combining precision, high speed, and high output current drive for ±5-V power supply operation
-
DOI 10.1109/4.102685
-
T. Ngo and R. Hester, "Op amp combining precision, high speed and high output current drive for ±5-V power supply operation," IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 856-862, Jun. 1990. (Pubitemid 20714230)
-
(1990)
IEEE Journal of Solid-State Circuits
, vol.25
, Issue.3
, pp. 856-862
-
-
Ngo Tuan1
Hester Rick2
-
9
-
-
33847706576
-
A precision CMOS amplifier using floating-gate transistors for offset cancellation
-
DOI 10.1109/JSSC.2006.889365
-
V. Srinivasan, G. J. Serrano, J. Gray, and P. Hasler, "A precision CMOS amplifier using floating-gate transistors for offset cancellation," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 280-291, Feb. 2007. (Pubitemid 46374513)
-
(2007)
IEEE Journal of Solid-State Circuits
, vol.42
, Issue.2
, pp. 280-291
-
-
Srinivasan, V.1
Serrano, G.J.2
Gray, J.3
Hasler, P.4
-
11
-
-
20444492464
-
Device mismatch and tradeoffs in the design of analog circuits
-
DOI 10.1109/JSSC.2005.848021
-
P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, Jun. 2005. (Pubitemid 40819363)
-
(2005)
IEEE Journal of Solid-State Circuits
, vol.40
, Issue.6
, pp. 1212-1224
-
-
Kinget, P.R.1
-
14
-
-
0036647564
-
Design methodology and advances in nested-Miller compensation
-
DOI 10.1109/TCSI.2002.800463, PII 1011092002800463
-
G. Palumbo and S. Pennisi, "Design methodology and advances in Nested-Miller Compensation," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 7, pp. 893-903, Jul. 2002. (Pubitemid 34861837)
-
(2002)
IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
, vol.49
, Issue.7
, pp. 893-903
-
-
Palumbo, G.1
Pennisi, S.2
-
15
-
-
29044447506
-
A very high precision 500-nA CMOS floating-gate analog voltage reference
-
DOI 10.1109/JSSC.2005.856268
-
B. K. Ahuja, H. Vu, C. A. Laber, andW. H. Owen, "A very high precision 500-nA CMOS floating-gate analog voltage reference," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2364-2372, Dec. 2005. (Pubitemid 41789133)
-
(2005)
IEEE Journal of Solid-State Circuits
, vol.40
, Issue.12
, pp. 2364-2372
-
-
Ahuja, B.K.1
Hoa, V.2
Laber, C.A.3
Owen, W.H.4
-
16
-
-
79151471365
-
Laser-induced resistance fine tuning of integrated polysilicon thin-film resistors
-
Feb.
-
E. Boulais, J. Fantoni, A. Chateauneuf, Y. Savaria, and M. Meunier, "Laser-induced resistance fine tuning of integrated polysilicon thin-film resistors," IEEE Trans. Electron Devices, vol. 58, no. 2, pp. 572-575, Feb. 2011.
-
(2011)
IEEE Trans. Electron Devices
, vol.58
, Issue.2
, pp. 572-575
-
-
Boulais, E.1
Fantoni, J.2
Chateauneuf, A.3
Savaria, Y.4
Meunier, M.5
|