Improving the reliability of a FPGA using fault-tolerance mechanism based on magnetic memory (MRAM)

Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010

Volumn , Issue , 2010, Pages 150-155

  Cargnini, Luís Vitório ^a   Guillemenet, Yoann ^a   Torres, Lionel ^a   Sassatelli, Gilles ^a  

^a LIRMM   (France)

Author keywords

FPGA; Memory; MRAM; Semiconductors; SEU and fault tolerance

Indexed keywords

FPGA; MEMORY; MRAM; SEMICONDUCTORS; SEU AND FAULT-TOLERANCE;

CMOS INTEGRATED CIRCUITS; COMPUTER CONTROL SYSTEMS; FAULT TOLERANCE; MAGNETIC STORAGE; MRAM DEVICES; QUALITY ASSURANCE; STATIC RANDOM ACCESS STORAGE;

RECONFIGURABLE HARDWARE;

EID: 79951742214     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ReConFig.2010.10     Document Type: Conference Paper

References (29)

1. A. Lesea, "Xilinx wp286 continuing experiments of atmospheric neutron effects on deep submicron integrated circuits," pp. 1-9, May 2009.
2. Xilinx, "Xilinx ug116 device reliability report," pp. 1-106, May 2010.
3. A. Lesea, S. Drimer, J. Fabula, C. Carmichael, and P. Alfke, "The rosetta experiment: atmospheric soft error rate testing in differing technology fpgas," Device and Materials Reliability, IEEE Transactions on DOI:10.1109/TDMR.2005.854207, vol. 5, no. 3, pp. 317-328, 2005. [Online]. Available: 10.1109/TDMR.2005.854207 (Pubitemid 43003053)
4. P. Tallerico, "Development of a rami model for lansce and high power apt accelerators," AIP Conference Proceedings, vol. 337, p. 395, 1995.
5. M. Shea and D. Smart, "Tables of asymptotic directions and vertical cutoff rigidities for a five degree by fifteen degree world grid as calculated using the international geomagnetic reference field for epoch 1975.0," pp. 1-166, Apr 2010.
6. C. Dufour, P. Garnier, T. Carriere, J. Beaucour, R. Ecoffet, and M. Labrunee, "Heavy ion induced single hard errors on submicronic memories [for space application]," Nuclear Science, IEEE Transactions on, vol. 39, no. 6, pp. 1693 - 1697, 1992. [Online]. Available: http://dx.doi.org/10.1109/23. 211355
7. C. Carmichael, "Triple module redundancy design techniques for virtex fpgas," p. 37, Jul 2006. [Online]. Available: http://www.xilinx.com/ support/documentation/application-notes/xapp197.pdf
8. P. Brinkley and C. Carmichael, "Seu mitigation design techniques for the xqr4000xl," p. 14, Mar 2000. [Online]. Available: http://ieeexplore. ieee.org/iel5/6607/17646/00815306.pdf?arnumber=815306
9. C. Carmichael, M. Caffrey, and A. Salazar, "Correcting single-event upsets through virtex partial configuration," p. 12, Jun 2000. [Online]. Available: http://www.xilinx.com/support/documentation/application-notes/ xapp216.pdf
10. Xilinx, "Virtex fpga series configuration and readback," p. 37, Mar 2005. [Online]. Available: http://www.xilinx.com/support/documentation/ application-notes/xapp138.pdf
11. W. HöFLICH, "Using the xc4000 readback capability," Nov 1999. [Online]. Available: http://www.xilinx.com/xapp/xapp015.pdf
12. S. Tam, "Single error correction and double error detection," p. 12, Aug 2006. [Online]. Available: http://www.xilinx.com/support/ documentation/application-notes/xapp645.pdf
13. S. Speaks, "Reliability and mtbf overview," pp. 1-10, Aug 2005.
14. W. J. Vigrass, "Calculation of semiconductor failure rates," pp. 1-5, Jun 2010.
15. DoD-USA, "Reliability prediction of electronic equipment," pp. 1-205, Feb 1995.
16. H. M. P. Ltd, "Sram module mean time between failure analysis (mtbf)," pp. 1-11, Feb 1999.
17. I. SEMATECH, "Semiconductor device reliability failure models," pp. 1-34, May 2000.
18. DoD-USA, "Electronic reliability design handbook," pp. 1-1042, Apr 1999.
19. -, "Test method standard microcircuits," pp. 1-641, Dec 1996. [Online]. Available: http://www.google.fr/search?client=safari&rls=en- us&q=Test+Method+Standard+Microcircuits&ie=UTF-8&oe= UTF-8&redir-esc=&ei=nH2cTJq2LsnT4waP67TSDQ
20. Y. Guillemenet, S. Ahmed, L. Torres, A. Martheley, J. Eydoux, J.-B. Cuelle, L. Rouge, and G. Sassatelli, "Mram based efpgas: Programming and silicon flows, exploration environments, mram current state in industry and its unique potentials for fpgas," Reconfigurable Computing and FPGAs, 2009. ReConFig '09. International Conference on DIO:10.1109/ReConFig.2009.25, pp. 18-23, 2009. [Online]. Available: 10.1109/ReConFig.2009.25
21. Y. Guillemenet, L. Torres, and G. Sassatelli, "Non-volatile run-time field-programmable gate arrays structures using thermally assisted switching magnetic random access memories," Computers & Digital Techniques, IET, vol. 4, no. 3, pp. 211-226, 2010. [Online]. Available: 10.1049/iet-cdt.2009.0019
22. Y. Guillemenet, L. Torres, G. Sassatelli, N. Bruchon, and I. Hassoune, "A non-volatile run-time fpga using thermally assisted switching mrams," Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on
23. N. BRUCHON, "Evaluation, validation and design of hybrid cmos - non volatile emerging technology cells for dynamically reconfigurable fine grain architecture," pp. 1-141, Mar 2007.
24. L. Torres, Y. Guillemenet, and S. Z. Ahmed, "A dynamic reconfigurable mram based fpga," International Conference on Engineering of Recon-figurable Systems and Algorithms (ERSA 2010), Las Vegas, USA., pp. 31-40, 2010.
25. Y. Guillemenet, L. Torres, G. Sassatelli, and N. Bruchon, "On the use of magnetic rams in field-programmable gate arrays," International Journal of Reconfigurable Computing, vol. 2008, pp. 1-10, Aug 2008.
26. B. Dutton and C. Stroud, "Built-in self-test of embedded seu detection cores in virtex-4 and virtex-5 fpgas," International Conference on Embedded Systems and Applications, pp. 149-155, 2009.
27. Sklar, "Digital communications: Fundamentals and applications," p. 1104, Jan 2000.
28. M. Zaragoza. [Online]. Available: http://www.eccpage.com/bch3.c
29. R. Hamming, "Error detecting and error correcting codes," The Bell System Technical Journal, vol. 29, no. 2, p. 14, Jan 1950. [Online]. Available: http://www.lee.eng.uerj.br/~gil/redesII/hamming.pdf