A NoC simulation & verification platform based on systemC

Proceedings - International Conference on Computer Science and Software Engineering, CSSE 2008

Volumn 3, Issue , 2008, Pages 423-426

  Song, Chai ^a   Chang, Wu ^a   Yubai, Li ^a   Zhongming, Yang ^a  

^a UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGY OF CHINA   (China)

Author keywords

NoC; Platform; Simulation; SystemC; Verification

Indexed keywords

NETWORK ON CHIP; NETWORK TOPOLOGY; NETWORK TRAFFIC; NOC; NOC ARCHITECTURES; NODE STRUCTURES; PLATFORM; SIMULATION; SYSTEMC;

COMPUTER GRAPHICS; ELECTRIC NETWORK TOPOLOGY; ROUTING ALGORITHMS; SOFTWARE ENGINEERING; VLSI CIRCUITS;

COMPUTER SIMULATION;

EID: 79951469777     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSSE.2008.937     Document Type: Conference Paper

References (8)

1. A. Jantsch, H. Tenhunen, "Networks on Chip", Kluwer Academic Publishers, February 2003.
2. S. Kumar et al., "A network on chip architecture and design methodology", International Symposium on VLSI 2002.
3. Dally J, Towles B. Principles and Practices of Interconnection Network. Morgan Kaufmann, 2003.
4. W. J. Dally and C. L. Seitz. The torus routing chip. Journal of Parallel and Distributed Computing, 1(3), 1986.
5. Open SystemC Initiative (OSCI), Functional Specification for SystemC 2.0, 2001. http://www. systemc.org
6. M. Vachharajani, N. Vachharajani, D. A. Penry, J. A. Blome, and D. I. August. Microarchitectural exploration with Liberty. In Proc. International Symposium on Micro architecture, 2002.
7. Clements, M. T. "Direct and Indirect Network Effects: Are They Equivalent?" International Journal of Industrial Organization, 22(5),2004. 633-645.
8. Gindin, R.Cidon, I.Keidar,I. NoC-Based FPQA: Architecture and Routing. Networks-on-Chip, 2007. NOCS 2007. First International Symposium on Networks-on-Chip, 2007. 253-264.