Design and implementation of a high-performance network intrusion prevention system

IFIP Advances in Information and Communication Technology

Volumn 181, Issue , 2005, Pages 359-374

  Xinidis, Konstantinos ^a   Anagnostakis, Kostas G ^b   Markatos, Evangelos P ^a  

^a INSTITUTE OF COMPUTER SCIENCE   (Greece)

^b UNIVERSITY OF PENNSYLVANIA   (United States)

Author keywords

load balancing; Network Intrusion Detection Systems; Network Intrusion Prevention Systems; network processors

Indexed keywords

DESIGN AND IMPLEMENTATIONS; HIGH PERFORMANCE NETWORKS; NETWORK INTRUSION DETECTION; NETWORK INTRUSION DETECTION SYSTEMS; NETWORK INTRUSIONS; NETWORK PROCESSOR; OFF-THE-SHELF TECHNOLOGIES; PROCESSING NETWORK; PROACTIVE DEFENSE;

INTRUSION DETECTION; PARALLEL ARCHITECTURES; PERSONAL COMPUTERS; RESOURCE ALLOCATION; ROUTERS; SENSORS; UBIQUITOUS COMPUTING; COMPLEX NETWORKS; ETHERNET; INTEGRATED CIRCUIT DESIGN; NETWORK MANAGEMENT; SECURITY OF DATA;

COMPLEX NETWORKS; INTRUSION DETECTION;

EID: 79958832208     PISSN: 18684238     EISSN: None     Source Type: Book Series    
DOI: 10.1007/0-387-25660-1_24     Document Type: Conference Paper

References (20)

1. Aaron Turner and Matt Bing. Tcpreplay Tool, http://tcpreplay, sourceforge.net.
2. S. Antonatos, K. G. Anagnostakis, and E. P. Markatos. Generating realistic workloads for intrusion detection systems. In Proceedings of the 4th ACM SIGSOFT/SIGMETRICS Workshop on Software and Performance (WOSP 2004), January 2004.
3. Z. Cao, Z. Wang, and E.W. Zegura. Performance of hashing based schemes for internet load balancing. In Proceedings of IEEE Infocom, pp. 323-341, 2000.
4. Y. Charitakis, K. G. Anagnostakis, and E. Markatos. An active splitter architecture for intrusion detection (short paper). In Proceedings of the Tenth IEEEIACM Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems (MASCOTS 2003), October 2003.
5. Y. Charitakis, D. Pnevmatikatos, E. P. Markatos, and K. G. Anagnostakis. Code generation for packet header intrusion analysis on the IXP1200 network processor. In Proceedings of the 7th International Workshop on Software and Compilers for Embedded Systems (SCOPES 2003), September 2003.
6. Intel Corporation. Intel PR0/1000 MT Dual Port Server Adapter. http://www.intel.com.
7. Intel Corporation. Intel IXP1200 Network Processor (white paper), 2000. http://developer.inteI.com.
8. Internet Security Systems Inc, http://www.iss.net.
9. Intrusion Prevention Systems Group Test-Edition 1, NSS Group Ltd. http://www.nss.co.uklacatalog/.
10. L. Kencl and J. Y. L. Boudec. Adaptive load sharing for network processors. In Proceedings of IEEE Infocom, June 2002.
11. C. Kruegel, F. Valeur, G. Vigna, and R. Kemmerer. Stateful intrusion detection for high-speed networks. In Proceedings of the IEEE Symposium on Security and Privacy, pp. 285-294, May 2002.
12. R. Lippmann, J.W. Haines, D. J. Fried, J. Korba, and K. Das. The 1999 DARPA off-line intrusion detection evaluation. Computer Networks, 34(4):579-595, October 2000.
13. Network Associates, Inc, http://www.networkassociates.com.
14. V. Paxson. Bro: A system for detecting network intruders in real-time. In Proceedings of the 7th USENIX Security Symposium, January 1998.
15. M. Roesch. Snort: Lightweight intrusion detection for networks. In Proc, of the second USENIX Symposium on Internet Technologies and Systems, November 1999. (Software available from http://www.snort.org).
16. R. Russo, L. Kencl, B. Metzler, and P. Droz. Scalable and adaptive load balancing on IBM Power NP. Technical report, Research Report-IBM Zurich, August 2002.
17. Time-Stamp Counter. http://www.intel.com/design/Xeon-applnots/24161825.pdf.
18. Tippingpoint Technologies Inc. http://www.tippingpoint.com.
19. Top Layer Networks. http://www, toulayer.com.
20. K. Xinidis, K. G. Anagnostakis, and E. P. Markatos. Design and Implementation of a High-Performance Network Intrusion Prevention System. ICS-FORTH Technical Report 333, March 2004.