메뉴 건너뛰기




Volumn 5, Issue 2, 2011, Pages 167-174

0.5-6 GHz low-voltage low-power mixer using a modified cascode topology in 0.18 μm CMOS technology

Author keywords

[No Author keywords available]

Indexed keywords

65NM CMOS TECHNOLOGY; CASCODE TOPOLOGY; CHIP AREAS; CMOS TECHNOLOGY; CONVERSION GAIN; DC POWER; DC SUPPLY VOLTAGE; DOWNCONVERSION MIXER; INJECTION TECHNIQUES; INPUT THIRD-ORDER INTERCEPT POINTS; INTERMEDIATE FREQUENCIES; LOW POWER; LOW-VOLTAGE; RADIO FREQUENCIES; RF BANDWIDTHS; SINGLE-SIDEBAND NOISE; STANDARD CMOS PROCESS; SUPPLY VOLTAGES;

EID: 78751514657     PISSN: 17518725     EISSN: 17518733     Source Type: Journal    
DOI: 10.1049/iet-map.2009.0292     Document Type: Article
Times cited : (24)

References (19)
  • 2
    • 67649119451 scopus 로고
    • IEEE J. Solid-State Circuits
    • 10.1109/JSSC.1968.1049925, 0018-9200
    • Gilbert, B.: 'A prise four-quadrant multiplier with subnanosecond reponse', IEEE J. Solid-State Circuits, 1968, SC-3, (12), p. 365-37310.1109/JSSC.1968.1049925 0018-9200
    • (1968) A prise four-quadrant multiplier with subnanosecond reponse , vol.3 SC , Issue.12 , pp. 365-373
    • Gilbert, B.1
  • 7
    • 33644998386 scopus 로고    scopus 로고
    • IEEE Trans. Circuit Syst. II
    • 10.1109/TCSII.2005.857762, 1057-7130
    • Liu, L., and Wang, Z.: 'Analysis and design of a low-voltage RF CMOS mixer', IEEE Trans. Circuit Syst. II, 2006, 53, (3), p. 212-21610.1109/TCSII.2005.857762 1057-7130
    • (2006) Analysis and design of a low-voltage RF CMOS mixer , vol.53 , Issue.3 , pp. 212-216
    • Liu, L.1    Wang, Z.2
  • 19
    • 0030382993 scopus 로고    scopus 로고
    • IEEE J. Solid-State Circuits
    • 10.1109/4.545816, 0018-9200
    • Karanicolas, A.N.: 'A 2.7-V 900-MHz CMOS LNA and mixer', IEEE J. Solid-State Circuits, 1996, 31, (12), p. 1939-194410.1109/4.545816 0018-9200
    • (1996) A 2.7-V 900-MHz CMOS LNA and mixer , vol.31 , Issue.12 , pp. 1939-1944
    • Karanicolas, A.N.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.