Better pictures through physics

IEEE Solid-State Circuits Magazine

Volumn 2, Issue 2, 2010, Pages 22-28

  Theuwissen, Albert ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 78651590741     PISSN: 19430582     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MSSC.2010.936662     Document Type: Article

References (19)

1. E. R. Fossum, "Active pixel sensors versus CCDs," in Proc. IEEE Workshop Charge Coupled Devices (CCDs) and Advanced Image Sensors (AIS), Waterloo ON, June 9-11, 1993.
2. International Electron Devices Meeting and International Solid-State Circuits Conference, Digest of Technical Papers from 1990 till 2007.
3. ITRS Roadmap (2008) [Online]. Available: www.itrs.net
4. G. P. Weckler, "Operation of p-n junction photodetectors in a photon flux integrating mode," IEEE J. Solid-State Circuits, vol.2, pp. 65-73, Sept. 1967.
5. P. Noble, "Self-scanned silicon image detector arrays," IEEE Trans. Electron Devices, vol.ED-15, no.4, pp. 202-209, 1968.
6. F. Andoh, K. Taketoshi, J. Yamazaki, M. Sugawara, Y. Fujita, K. Mitani, Y. Matuzawa, K. Miyata, and S. Araki, "A 250,000 pixel image sensor with FET amplification at each pixel for high-speed television cameras," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1990, pp. 212-213.
7. O. Yadid-Pecht, R. Ginosar, and Y. Shacham- Diamand, "A random access photodiode array for intelligent image capture," IEEE Trans. Electron Devices, vol.38, no.8, pp. 1772-1780, 1991.
8. M. White, D. Lampe, I. Mack, and F. Blaha, "Characterization of charge-coupled device line and area-array imaging at low light levels," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1973, pp. 134-135.
9. S. K. Mendis, S. E. Kemeny, and E. R. Fossum, "A 128 x 128 CMOS active pixel image sensor for highly integrated imaging systems," in IEDM Tech. Dig., 1993, pp. 583-586.
10. P. P. K. Lee, C. G. Russell, R. M. Guidash, T.-H. Lee, and E. R. Fossum, "An active pixel sensor fabricated using CMOS/CCD process technology," in Proc. 1995 Workshop Charge Coupled Devices (CCDs) and Advanced Image Sensors, Dana Point, CA, Apr. 20-22, 1995.
11. R. M. Guidash, T. -H. Lee, P. P. K. Lee, D. H. Sackett, C. I. Drowley, M. S. Swenson, L. Arbaugh, R. Hollstein, F. Shapiro, and S. Domer, "A 0.6 μm CMOS pinned photodiode color imager technology," in IEDM Tech. Dig., Dec. 1997, pp. 927-929.
12. N. Teranishi, A. Kohono, Y. Ishihara, E. Oda, and K. Arai, "No image lag photodiode structure in the interline CCD image sensor," in IEDM Tech. Dig., 1982, pp. 324-327.
13. H. Takahashi, M. Kinoshita, K. Morita, T. Shirai, T. Sato, T. Kimura, H. Yuzurihara, and S. Inoue, "A 3.9 μm pixel pitch VGA format 10b digital image sensor with 1.5 transistor/pixel," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 108-109.
14. M. Mori, M. Katsumo, S. Kasuga, T. Murata, and T. Yamaguchi, "A " 2M pixel CMOS image sensor with 1.75 transistors/ pixel," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 110-111.
15. K. Chen, M. Afghani, P. E. Danielsson, and C. Svensson, "PASIC-A processor-A/D converter sensor integrated circuit," in Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 1705-1708.
16. S. Mendis, B. Pain, R. Nixon, and E. R. Fossum, "Design of a low-light-level image sensor with an on-chip sigma-delta analog- to-digital conversion," Proc. SPIE, vol.1900, pp. 31-39, 1993.
17. T. Sugiki, S. Ohsawa, H. Miura, M. Sasaki, N. Nakamura, I. Inoue, M. Hoshimo, Y. Tomizawa, and T. Arakawa, "A 60 mW 10 bit CMOS image sensor with column-tocolumn FPN reduction," in IEEE Int. Solid- State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2000, pp. 108-109.
18. M. F. Snoeij, A. J. P. Theuwissen, and J. H. Huijsing, "A low power column-parallel 12-bit ADC for CMOS imagers," in Proc. IEEE Workshop Charge Coupled Devices (CCDs) and Advanced Image Sensors (AIS), Karuizawa, Japan, 2005, pp. 169-172.
19. M. F. Snoeij, P. Donegan, A. J. P. Theuwissen, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS image sensor with a columnlevel multi-ramp single-slope ADC," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 506-507.