Centralized adaptive routing for NoCs

IEEE Computer Architecture Letters

Volumn 9, Issue 2, 2010, Pages 57-60

  Manevich, Ran ^a   Cidon, Israel ^a   Kolodny, Avinoam ^a   Walter, Isask'Har ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

adaptive routing; lNetwork on Chip; load balancing; routing algorithms

Indexed keywords

ADAPTIVE ROUTING; ADAPTIVE ROUTING MECHANISM; GLOBAL STATE; HARDWARE COST; HARDWARE IMPLEMENTATIONS; LOAD-BALANCED; LOAD-BALANCING; MESH TOPOLOGIES; NETWORK ON CHIP; OBLIVIOUS ROUTING; ON CHIPS; SOURCE-DESTINATION PAIRS; SPECIFIC DESIGN; TIME DEPENDENT; TRAFFIC LOADS;

HARDWARE; PARALLEL ARCHITECTURES; ROUTING ALGORITHMS; ROUTING PROTOCOLS; VLSI CIRCUITS;

ADAPTIVE ALGORITHMS;

EID: 78649727957     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2010.17     Document Type: Article

References (7)

1. E. Bolotin, Z. Guz, I. Cidon, R. Ginosar, and A. Kolodny, "The Power of Priority: NoC Based Distributed Cache Coherency", NOCS'07,2007.
2. R. Gindin, I. Cidon, and I. Keidar, "NoC-Based FPGA: Architecture and Routing", NOCS'07, 2007.
3. P. Gratz, B. Grot, and S.W. Keckler, "Regional Congestion Awareness for Load Balance in Networks-on-Chip", the International Symposium on High-Performance Computer Architecture, 2008.
4. J. Hu and R. Marculescu, "DyAD: Smart Routing for Networks on Chip", Design Automation Conference, 2004.
5. R. Manevich, I. Walter, I. Cidon, and A. Kolodny, "Best of Both Worlds: A Bus-Enhanced NoC (BENoC)", NOCS'09, 2009.
6. nd Annual International Symposium on Computer Architecture, 2005.
7. A. Singh, W.J. Dally, B. Towles, and A.K. Gupta, "Globally Adaptive Load-Balanced Routing on Tori", IEEE Computer Architecture Letters, vol.3, No. 1, 2004.