Formalization and correctness of the pals architectural pattern for distributed real-time systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6447 LNCS, Issue , 2010, Pages 303-320

  Meseguer, José ^a   Ölveczky, Peter Csaba ^b  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITY OF OSLO   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL PATTERN; AVIONICS SYSTEMS; DISTRIBUTED CONTROL SYSTEM; DISTRIBUTED REAL TIME SYSTEM; FORMAL MODEL; FORMAL SPECIFICATION; FORMAL VERIFICATIONS; HARD REAL-TIME; INTEGRATED MODULAR AVIONICS; MOTOR VEHICLE; PERFORMANCE BOUNDS; SAFETY-CRITICAL; SEMANTIC EQUIVALENCES; TEMPORAL LOGIC PROPERTIES; VERIFICATION COMPLEXITY; VIRTUAL SYNCHRONY; SYNCHRONOUS DESIGNS;

AVIONICS; DESIGN; DISTRIBUTED PARAMETER CONTROL SYSTEMS; FORMAL METHODS; SPECIFICATIONS; TEMPORAL LOGIC; FORMAL SPECIFICATION; FORMAL VERIFICATION; INTERACTIVE COMPUTER SYSTEMS; SAFETY ENGINEERING; SEMANTICS; SOFTWARE ENGINEERING;

REAL TIME SYSTEMS;

EID: 78649543257     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-16901-4_21     Document Type: Conference Paper

References (17)

1. Al-Nayeem, A., Sun, M., Qiu, X., Sha, L., Miller, S. P., Cofer, D. D.: A formal architecture pattern for real-time distributed systems. In: Proc. RTSS 2009. IEEE, Los Alamitos (2009)
2. Awerbuch, B.: Complexity of network synchronization. J. ACM 32(4), 804-823 (1985)
3. Chou, C.-T., Cidon, I., Gopal, I. S., Zaks, S.: Synchronizing asynchronous bounded delay networks. IEEE Trans. Commun. 38(2), 144-147 (1990)
4. Clavel, M., Durán, F., Eker, S., Lincoln, P., Martí-Oliet, N., Meseguer, J., Talcott, C.: All About Maude - A High-Performance Logical Framework. LNCS, vol. 4350. Springer, Heidelberg (2007)
5. Garavel, H., Thivolle, D.: Verification of GALS systems by combining synchronous languages and process calculi. In: Pǎšareanu, C. S. (ed.) SPIN Workshop. LNCS, vol. 5578, pp. 241-260. Springer, Heidelberg (2009)
6. Girault, A., Ménier, C.: Automatic production of globally asynchronous locally synchronous systems. In: Sangiovanni-Vincentelli, A. L., Sifakis, J. (eds.) EMSOFT 2002. LNCS, vol. 2491. Springer, Heidelberg (2002)
7. Lamport, L.: Time, clocks, and the ordering of events in a distributed system. Commun. ACM 21(7), 558-565 (1978)
8. Meseguer, J.: Conditional rewriting logic as a unified model of concurrency. Theoretical Computer Science 96, 73-155 (1992)
9. Meseguer, J., Ölveczky, P. C.: Formalization and correctness of the PALS architectural pattern for distributed real-time systems. Technical Report at CS dept., University of Illinosis at Urbana-Champaign (2010), http://hdl.handle.net/2142/17089
10. Miller, S. P., Cofer, D., Sha, L., Meseguer, J., Al-Nayeem, A.: Implementing logical synchrony in integrated modular avionics. In: Proc. 28th Digital Avionics Systems Conference. IEEE, Los Alamitos (2009)
11. Ölveczky, P. C., Meseguer, J.: Semantics and pragmatics of Real-Time Maude. Higher-Order and Symbolic Computation 20 (1-2), 161-196 (2007)
12. Potop-Butucaru, D., Caillaud, B.: Correct-by-construction asynchronous implementation of modular synchronous specifications. Fundam. Inform. 78(1), 131-159 (2007)
13. Rushby, J. M.: Bus architectures for safety-critical embedded systems. In: Henzinger, T. A., Kirsch, C. M. (eds.) EMSOFT 2001. LNCS, vol. 2211, pp. 306-323. Springer, Heidelberg (2001)
14. Sha, L., Al-Nayeem, A., Sun, M., Meseguer, J., Ölveczky, P. C.: PALS: Physically asynchronous logically synchronous systems. Technical report, University of Illinois at Urbana-Champaign (2009), http://hdl.handle.net/2142/ 11897
15. Tel, G.: Introduction to Distributed Algorithms. U. P., Cambridge (1994)
16. Tel, G., Korach, E., Zaks, S.: Synchronizing ABD networks. IEEE Trans. Networking 2(1), 66-69 (1994)
17. Tripakis, S., Pinello, C., Benveniste, A., Sangiovanni-Vincentelli, A., Caspi, P., DiNatale, M.: Implementing synchronous models on loosely time triggered architectures. IEEE Trans. on Computers 1(2008)