From coherent states in adjacent graphene layers toward low-power logic circuits

Advances in Condensed Matter Physics

Volumn 2011, Issue , 2011, Pages

  Register, Leonard F ^a   Basu, Dipanjan ^a   Reddy, Dharmendar ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 78349274018     PISSN: 16878108     EISSN: 16878124     Source Type: Journal    
DOI: 10.1155/2011/258731     Document Type: Article

References (10)

1. Hu C., Chou D., Patel P., Bowonder A., Green transistora VDD scaling path for future low power ICs International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA '08) April 2008 14 15
2. International Technology Roadmap for Semiconductors,. http://www.itrs.net/
3. Banerjee S. K., Register L. F., Tutuc E., Reddy D., MacDonald A. H., Bilayer pseudospin field-effect transistor (BiSFET): a proposed new logic device IEEE Electron Device Letters 2009 30 2 158 160
4. Min H., Bistritzer R., Su J.-J., MacDonald A. H., Room-temperature superfluidity in graphene bilayers Physical Review B 2008 78 12
5. Avouris P., Chen Z., Perebeinos V., Carbon-based electronics Nature Nanotechnology 2007 2 10 605 615
6. Reddy D., Register L. F., Tutuc E., Banerjee S. K., Bilayer pseudospin field-effect transistor: applications to Boolean logic IEEE Transactions on Electron Devices 2010 57 4 755 764
7. Reddy D., Register L. F., Tutuc E., Carpenter G. D., MacDonald A. H., Banerjee S. K., Bilayer pseudospin field effect transistor for beyond CMOS logic. INC6 Grenoble, France, May 2010
8. Basu D., Register L. F., Reddy D., MacDonald A. H., Banerjee S. K., Tight-binding study of electron-hole pair condensation in graphene bilayers: gate control and system-parameter dependence Physical Review B 2010 82 9
9. Akeyoshi T., Maezawa K., Mizutani T., Weighted sum threshold logic operation of MOBILE (monostable-bistable transition logic element) using resonant-tunneling transistors IEEE Electron Device Letters 1993 14 10 475 477
10. Pacha C., Gloesektter P., Goser K., Auer U., Prost W., Tegude F.-J., Resonant tunneling transistors for threshold logic circuit applications Proceedings of the 9th IEEE Great Lakes Symposium on VLSI 1999 Ann Arbor, Mich, USA IEEE Computer Society Press 344 345