Efficient PC-FPGA communication over Gigabit Ethernet

Proceedings - 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010, ScalCom-2010

Volumn , Issue , 2010, Pages 1727-1734

  Alachiotis, Nikolaos ^a   Berger, Simon A ^a   Stamatakis, Alexandros ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CHECKSUM; GENERAL PURPOSE; GIGABIT ETHERNET; HARDWARE RESOURCES; INPUT/OUTPUT; OPEN-SOURCE CODE; PACKET TRANSMISSIONS; PCI EXPRESS; PERFORMANCE ASSESSMENT; RE-CONFIGURABLE; REAL-WORLD SYSTEM; RESOURCE UTILIZATIONS; SOFTWARE TEST; USER DATA;

COMPUTER HARDWARE; DATA PROCESSING; EMBEDDED SYSTEMS; ETHERNET; INFORMATION TECHNOLOGY;

EMBEDDED SOFTWARE;

EID: 78249233823     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT.2010.302     Document Type: Conference Paper

References (13)

1. Xilinx, "Bus Master DMA Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions, " (last visited: 03-02-2010), http://www.xilinx.com/support/documentation/applicationnotes/ xapp1052.pdf.
2. J. Postel, "User Datagram Protocol, " RFC 768 (Standard), Internet Engineering Task Force, August 1980.
3. J. Postel, "Internet Protocol, " RFC 791 (Standard), Internet Engineering Task Force, September 1981. (Updated by RFC 1349).
4. A. Löfgren, L. Lodesten, S. Sjöholm, H. Hansson, "An analysis of FPGA-based UDP/IP stack parallelism for embedded Ethernet connectivity, " in Proceedings of the 23rd IEEE NORCHIP Conference, pp.94-97, November 2008.
5. N. Alachiotis, E. Sotiriades, A. Dollas, and A. Stamatakis, "Exploring FPGAs for Accelerating the Phylogenetic Likelihood Function, " in Proceedings of HICOMB2009, held in conjuction with IPDPS, Rome, Italy, May 2009.
6. N. Alachiotis, A. Stamatakis, E. Sotiriades, and A. Dollas, "A Reconfigurable Architecture for the Phylogenetic Likelihood Function, " in Proceedings of FPL 2009, Prague, September 2009.
7. A. Stamatakis, "RAxML-VI-HPC: maximum likelihood-based phylogenetic analyses with thousands of taxa and mixed models, " Bioinf., vol. 22, no. 21, pp. 2688-2690, 2006.
8. Xilinx, "ChipScope Pro 10.1 Software and Cores User Guide, " (last visited: 03-02-2010), www.xilinx.com/ise/verification/chipscope-pro-sw- cores-10-1-ug029.pdf.
9. W. Kühn et al., "FPGA based compute nodes for high level triggering in PANDA, " Journal of Physics: Conference Series, vol. 119, pp. 022-027, 2008.
10. A. Dollas, I. Ermis, I. Koidis, I. Zisis, C. Kachris, "An Open TCP/IP Core for Reconfigurable Logic, " Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), pp. 297-298, 2005.
11. D. Plummer, "Ethernet Address Resolution Protocol: Or Converting Network Protocol Addresses to 48.bit Ethernet Address for Transmission on Ethernet Hardware, " RFC 826 (Standard), Internet Engineering Task Force, November 1982. (Updated by RFCs 5227, 5494).
12. The ETHERNET Working Group, "IEEE STD 802.3 2002 specification, " (last visited: 03-02-2010), http://www.ieee802.org/3/.
13. Java, "New I/O APIs, " (last visited: 03-02-2010), http://java.sun.com/j2se/1.4.2/docs/guide/nio/.