|
Volumn 119, Issue 2, 2008, Pages 022027-
|
FPGA based compute nodes for high level triggering in PANDA
a a a a a a a a b c c c c c c c c d d d more.. |
Author keywords
[No Author keywords available]
|
Indexed keywords
|
EID: 50849113767
PISSN: 17426588
EISSN: 17426596
Source Type: Conference Proceeding
DOI: 10.1088/1742-6596/119/2/022027 Document Type: Conference Paper |
Times cited : (10)
|
References (1)
|