Performance bounds of rate-adaptation schemes for energy-efficient routers

2010 International Conference on High Performance Switching and Routing, HPSR 2010

Volumn , Issue , 2010, Pages 175-182

  Francini, Andrea ^a   Stiliadis, Dimitrios ^a  

^a LUCENT TECHNOLOGIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA PATHS; END TO END DELAY; ENERGY CONSUMPTION; ENERGY EFFICIENT; ENERGY SAVING; ENERGY USE; INCREMENTAL DEPLOYMENT; LARGE-SCALE DEPLOYMENT; LOWER AND UPPER BOUNDS; NETWORK EQUIPMENT; PACKET DELAY; PACKET SWITCHES; PERFORMANCE BOUNDS; RATE ADAPTATION; SUBSTANTIAL ENERGY; TRAFFIC LOADS;

DATA COMMUNICATION SYSTEMS; ENERGY CONSERVATION; ENERGY UTILIZATION; NETWORK PERFORMANCE; PACKET NETWORKS; PARAMETRIC DEVICES;

ENERGY EFFICIENCY;

EID: 78149243227     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPSR.2010.5580258     Document Type: Conference Paper

References (16)

1. L.A. Barroso and U. Holze, "The Case for Energy-Proportional Computing," IEEE Computer, 40:12 (2007), 33-37.
2. M. Mandviwalla and N.-F. Tzeng, "Energy-Efficient Scheme for Multiprocessor-Based Router Linecards," Proc. of IEEE Symposium on Applications and the Internet (Phoenix, AZ, 2006).
3. S. Nedevschi, L. Popa, G. Iannaccone, S. Ratnasamy, and D. Wetherall, "Reducing Network Energy Consumption via Sleeping and Rate Adaptation," Proc. of 5th USENIX Symposium on Networked Systems Design and Implementation (San Francisco, CA, 2008), pp. 323-336.
4. M.A. Zafer and E. Modiano, "A Calculus Approach to Energy-Efficient Data Transmission with Quality of Service Constraints," IEEE/ACM Transactions on Networking, 17:3 (2009), 898-911.
5. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A Dynamic Voltage Scaled Microprocessor System," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000.
6. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling," IEEE Transactions on VLSI Systems, Vol. 13, No. 11, November 2005.
7. D.C. Snowdon, S. Ruocco, and G. Heiser, "Power Management and Dynamic Voltage Scaling: Myths and Facts," Proc. of Workshop on Power Aware Real-Time Computing (Jersey City, NJ, 2005).
8. IEEE P802.3az Energy Efficient Ethernet Task Force .
9. Wikipedia, Transmeta entry < http://en.wikipedia.org/wiki/ Transmeta>.
10. Intel Corporation, Intel Xeon Processor Specification, April 2009.
11. Intel Corporation, "Enhanced Intel SpeedStep Technology for the Intel Pentium M Processor," , March 2004.
12. Intel Corporation, "Intel PXA255 Processor Developer's Manual," , 2005.
13. J. Butts and G. Sohi, "A Static Power Model for Architects," Proc. of 33rd Annual IEEE/ACM International Symposium on Microarchitecture (Monterey, CA, 2000), pp. 191-201.
14. K. Meng and R. Joseph, "Process Variation Aware Cache Leakage Management," Proc. of 2006 International Symposium on Low Power Electronics and Design (Tegernsee, Germany, 2006).
15. N. Bansal, H.-L. Chan, and K. Pruhs, "Speed Scaling with an Arbitrary Power Function," Proc. of Nineteenth Annual ACM-SIAM Symposium on Discrete Algorithms (New York, NY, 2009), pp.693-701.
16. A. Francini and D. Stiliadis, "Proof of Energy Bounds for Rate Adaptation Schemes," Bell Labs Internal Technical Document ITD-10-48784B, , Feb. 2010.