A new TCAM architecture for managing ACL in routers

IEICE Transactions on Communications

Volumn E93-B, Issue 11, 2010, Pages 3004-3012

  Hwang, Haesung ^a   Ata, Shingo ^b   Yamamoto, Koji ^c   Inoue, Kazunari ^c   Murata, Masayuki ^a  

^a OSAKA UNIVERSITY   (Japan)

^b Osaka Prefecture University   (Japan)

^c RENESAS TECHNOLOGY CORP   (Japan)

Author keywords

Access Control List (ACL); Hardware cost; IP router; Prefix expansion; Ternary Content Addressable Memory (TCAM)

Indexed keywords

ACCESS CONTROL; ASSOCIATIVE STORAGE; MEMORY ARCHITECTURE; RANDOM ACCESS STORAGE; ROUTERS; TERNARY CONTENT ADRESSABLE MEMORY;

ACCESS CONTROL LISTS; HARDWARE COST; IP ROUTERS; PREFIX EXPANSIONS; TERNARY CONTENT ADDRESSABLE MEMORY;

LOGIC GATES;

EID: 78049515425     PISSN: 09168516     EISSN: 17451345     Source Type: Journal    
DOI: 10.1587/transcom.E93.B.3004     Document Type: Article

References (15)

1. D.E. Taylor and J.S. Turner, "ClassBench: A packet classification benchmark," Technical Report (WUCSE2004-28), Department of Computer Science & Engineering, Washington University, April 2004.
2. A.J. McAuley and P. Francis, "Fast routing table lookup using CAMs," Proc. IEEE INFOCOM, pp.1382-1391, March 1993.
3. H. Liu, "Efficient mapping of range classifier into ternary CAM," Proc. Hot Interconnects (HOTI), pp.95-100, Aug. 2002.
4. F. Zane, G. Nalikar, and A. Basu, "CoolCAMs: Power-efficient TCAMs for forwarding engines," Proc. IEEE INFOCOM, pp.42-52, April 2003.
5. S. Ahmad and R.N. Mahapatra, "An efficient approach to on-chip logic minimization," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.9, pp.1040-1050, 2007.
6. S. Sharma and R. Panigrahy, "Sorting and searching using ternary CAMs," Proc. Hot Interconnects (HOTI), pp.101-106, Aug. 2002.
7. B. Agrawal and T. Sherwood, "Modeling TCAMpower for next generation network devices," Proc. IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.120- 129, March 2006.
8. Cisco, "ACL and QoS TCAM exhaustion avoidance on catalyst 4500 switches." available at http://www.cisco.com/en/US/products/ hw/switches/ps663/products tech note0 9186a008054a499.shtml, 2005.
9. H. Che, Z. Wang, K. Zheng, and B. Liu, "DRES: Dynamic range encoding scheme for TCAM coprocessors," IEEE Trans. Comput., vol.57, no.7, pp.902-915, 2008.
10. Q. Dong, S. Banerjee, J. Wang, D. Agrawal, and A. Shukla, "Packet classifiers in ternary CAMs can be smaller," Proc. ACM SIGMETRICS/ Performance, pp.311-322, June 2006.
11. K. Lakshminarayanan, Rangarajan, and S. Venkatachary, "Algorithms for advanced packet classification with ternary CAMs," Proc. ACM SIGCOMM, pp.193-204, Aug. 2005.
12. M.A. Ross, S.D. Chen, and A.V. Bechtolsheim, "Logical operation unit for packet processing," US patent 6,658,002, Dec. 2003.
13. NetLogic, "Range encoding engine (REE)." available at http:// www.netlogicmicro.com/4-news/pr/2008/08-07-21.htm
14. H. Hwang, K. Yamamoto, S. Ata, K. Inoue, and M. Murata, "Minimization of ACL storage by adding minimal hardware of range matching and logical gates to TCAM," Proc. International Conference on High Performance Switching and Routing (HPSR), pp.116- 122, May 2008.
15. N. Wehn and M. Muench, "Minimizing power consumption in digital circuits and systems-An overview," Kleinheubacher Berichte, vol.43, pp.308-319, 2000.