Compiler-directed selective data protection against soft errors

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2, Issue , 2005, Pages 713-716

  Chen, G ^a   Kandemir, M ^a   Irwin, M J ^a   Memik, G ^b  

^a The Pennsylvania State University   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; PROGRAM COMPILERS; RADIATION HARDENING;

CHIP VENDORS; DATA ELEMENTS; DIVERSE DOMAINS; ELECTRONIC DEVICE; ENERGY OVERHEADS; MEMORY SPACE; OPTIMIZING COMPILERS; PROTECTION MECHANISMS;

ERROR CORRECTION;

EID: 77958024492     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1121000     Document Type: Conference Paper

References (14)

1. V. Degalahal, R. Ramanarayanan, N. Vijaykrishnan, Y. Xie, and M. J. Irwin, The effect of threshold voltages on the soft error rate. In Proc. of International Symposium on Quality in Electronic Design, March 2004.
2. P. Hazucha et al. Measurements and analysis of SER tolerant latch in a 90nm dual-Vt CMOS process. IEEE CICC, September 2003.
3. P. Hazucha et al. Neutron soft error rate measurement in a 90-nm CMOS process and scaling trends in SRAM from 0.25um to 90nm generation. IEDM, December 2003.
4. W. Kelly, W. Pugh, and E, Rosser. Code Generation for Multiple Mappings. Technical Report CS-TR-3317, University of Maryland Institute for Advanced Computer Studies, Department of Computer Science, University of Maryland, December 1994.
5. G Lanubile and G Visaggio. Extracting reusable functions by flow graph-based program slicing. IEEE Transactions on Software Engineering, 23, pp. 246-259, 1997.
6. V. Lefebvre and P. Feautrier. Automatic storage management for parallel programs. Research Report PRiSM 97/8, France, 1997.
7. M. Nikoladis. Time redundancy based soft-error tolerance to rescue nanometer technologies. In Proc. IEEE 17th VLSI Test Symposium April 1999, pp. 86-94.
8. Y. Song, R. Xu, C. Wang, and Z. Li. Data locality enhancement by memory reduction. In Proc. the 15th ACM International Conference on Supercomputing, June. 2001.
9. M. Strout, L. Carter, J Ferrante, and B. Simon. Schedule-independent storage mapping in loops, In Proc. ACM International Conference on Architectural Support for Programming Languages and Operating Systems, October, 1998.
10. W. Thies, F. Vivien, J. Sheldon, and S. Amarasinghe. A unified framework for schedule and storage optimization. In Proc. the SIGPLAN Conference on Programming Language Design and Implementation, Snowbird, UT, June, 2001.
11. P. Unnikrishnan, G Chen, M. Kandemir, M. Karakoy, and I. Kolcu. Loop transformations for reducing data space requirements of resource-constrained applications. In Proc. 10th Static Analysis Symposium, June, 2003, San Diego, CA.
12. R. Velazco, S. Rezgui, R. Ecoffet. Predicting error rate for microprocessor based digital architectures through C.E.U. (Code Emulating Upsets) injection. IEEE Transactions on Nuclear Science Vol. 47, No. 6, 2000, pp. 2405-2411
13. M. Weiser. Program slicing. IEEE Transactions on Software Engineering, 10:352-357, July 1984.
14. J. P. Ziegler et.al. IBM experiments in soft fails in computer electronics (1978-1994). IBM Journal of Research and Development 1996, Vol. 40. No.l, pp. 3-18