Experimental progress of and prospects for nanomagnet logic (NML)

2010 Silicon Nanoelectronics Workshop, SNW 2010

Volumn , Issue , 2010, Pages

  Alam, M ^a   Bernstein, G H ^a   Bokor, J ^b   Carlton, D ^b   Hu, X S ^a   Kurtz, S ^a   Lambson, B ^b   Niemier, M T ^a   Porod, W ^a   Siddiq, M ^a   Varga, E ^a  

^a University of Notre Dame   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Beyond Moore; CMOS compatible; Nanomagnet logic

Indexed keywords

BEYOND MOORE; CMOS COMPATIBLE; DEVICE TECHNOLOGIES; FAN-OUT; INPUT AND OUTPUTS; LOW POWER; MRAM TECHNOLOGY; NANOMAGNETS; NONVOLATILITY; ON-CHIP CLOCKS; RESEARCH INITIATIVES;

NANOELECTRONICS;

NANOMAGNETICS;

EID: 77958016686     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SNW.2010.5562573     Document Type: Conference Paper

References (13)

1. A. Imre, et. al., Science, 311(5758):205-208.
2. H.T. Kung. IEEE Computer, p. 37-46, 1982.
3. E. Varga, et. al., "Non-volatile and reprogrammable MQCA-based majority gates," Proc. of DRC, June 22 2009.
4. Niemier, et. al., "Boolean logic through shape-engineered magnetic dots with slanted edges," cond. acpt. in IEEE TNANO.
5. Niemier, et. al, Proc. of ISLPED, p. 26-31, 2007.
6. Alam, et. al, "On-chip Clocking for Nanomagnet Logic Devices," to appear in IEEE TNANO.
7. Carlton, et. al, NanoLetters, 8(12):4173-4178, 2008.
8. Niemier, et. al, Proc. of ICCD, p. 506-513, 2008.
9. Ramesh, et. al, Nature Materials, 6:21-29, January 2007.
10. R. Chau, Solid-State Technology, p. 30-36, July 2008.
11. Becherer, et. al., "Extraordinary Hall-effect sensor in split-current design for readout of magnetic field-coupled logic devices," IEEE Int. Nanoelectronics Conf., Shanghai, 2008.
12. S. Khanna and B.H. Calhoun, ISLPED, pp.27-32, 2009.
13. NRI Benchmarking project - private communcations.