A jitter-optimized differential 40-Gbit/s transimpedance amplifier in SiGe BiCMOS

IEEE Transactions on Microwave Theory and Techniques

Volumn 58, Issue 10, 2010, Pages 2538-2548

  Knochenhauer, Christian ^a   Hauptmann, Stefan ^a   Scheytt, J Christoph ^b   Ellinger, Frank ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

^b IHP   (Germany)

Author keywords

BiCMOS; deterministic jitter (DJ); opto electronic integrated circuit; transimpedance amplifier (TIA)

Indexed keywords

40-GBIT/S; BI-CMOS; DATA-DEPENDENT JITTER; DETERMINISTIC JITTERS; INPUT RESISTANCE; JITTER ANALYSIS; JITTER PERFORMANCE; MULTIMODE OPTICAL FIBERS; MULTIPLE FEEDBACK; NOISE PERFORMANCE; OPTOELECTRONIC INTEGRATED CIRCUITS; POWER CONSUMPTION; ROOT MEAN SQUARE JITTER; SIGE BICMOS; TRANS-IMPEDANCE GAIN; TRANSIMPEDANCE AMPLIFIERS;

COMMUNICATION SYSTEMS; INTEGRATED CIRCUITS; JITTER; MULTIMODE FIBERS; OPTICAL COMMUNICATION; OPTICAL FIBERS; OPTOELECTRONIC DEVICES; SEMICONDUCTING SILICON;

DIFFERENTIAL AMPLIFIERS;

EID: 77958011291     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2010.2063792     Document Type: Article

References (14)

1. B. Razavi, Design of Integrated Circuits for Optical Communications, 1st ed. Boston, MA: McGraw-Hill, 2003.
2. B. Analui, J. F. Buckwalter, and A. Hajimiri, "Data-dependent jitter in serial communications", IEEE Trans. Microw. Theory Tech., vol. 53, no. 11, pp. 3388-3397, Nov. 2005.
3. J. F. Buckwalter and A. Hajimiri, "Analysis and equalization of data-dependent jitter", IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 607-620, Mar. 2006.
4. H. Rothe and W. Dahlke, "Theory of noisy fourpoles", Proc. IRE, vol. 44, no. 6, pp. 811-818, Jun. 1956.
5. G. Wunsch and H. Schreiber, Stochastische Systeme, 4th ed. Berlin, Germany: Springer, 2006.
6. D. E. Bockelman and W. R. Eisenstadt, "Combined differential and common-mode scattering parameters: Theory and simulation", IEEE Trans. Microw. Theory Tech., vol. 43, no. 7, pp. 1530-1539, Jul. 1995.
7. A. Ferrero and M. Pirola, "Generalized mixed-mode S-parameters", IEEE Trans. Microw. Theory Tech., vol. 54, no. 1, pp. 458-463, Jan. 2006.
8. J.-D. Jin and S. S. H. Hsu, "A 40-Gb/s transimpedance amplifier in 0.18-μm CMOS technology", IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1449-1457, Jun. 2008.
9. R.-C. Liu and H. Wang, "DC-to-15-and DC-to-30-GHz CMOS distributed transimpedance amplifiers", in Radio Freq. Integr. Circuits Symp. Dig., Jun. 6-8, 2004, pp. 535-538.
10. S. Hauptmann, D. Schoeniger, R. Eickhoff, F. Ellinger, and C. Scheytt, "A 40 Gbit/s transimpedance amplifier in 0.25 μm SiGe technology with ultra low power consumption", in 17th Int. Microw., Radar, Wireless Commun. Conf., May 19-21, 2008, pp. 1-4.
11. T. Masuda, K. Ohhata, K. Oda, M. Tanabe, H. Shimamoto, T. Onai, and K. Washio, "40 Gb/s analog IC chipset for optical receiver using SiGe HBTs", in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 5-7, 1998, pp. 314-315, 454.
12. S. Kudszus, A. Shahani, S. Pavan, D. K. Shaeffer, and M. Tarsia, "A 46-GHz distributed transimpedance amplifier using SiGe bipolar technology", in IEEEMTT-SInt. Microw. Symp. Dig., Jun. 8-13, 2003, vol. 2, pp. 1387-1390.
13. J. S. Weiner, A. Leven, V. Houtsma, Y. Baeyens, Y.-K. Chen, P. Paschke, Y. Yang, J. Frackoviak, W.-J. Sung, A. Tate, R. Reyes, R. F. Kopf, and N. G. Weimann, "SiGe differential transimpedance amplifier with 50-GHz bandwidth", IEEE J. Solid-State Circuits, vol. 38, no. 9, pp. 1512-1517, Sep. 2003.
14. C.-F. Liao and S.-L. Liu, "A 40 Gb/s CMOS serial-link receiver with adaptive equalization and clock/data recovery", IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2492-2502, Nov. 2008.