A new page table for 64-bit address spaces

Proceedings of the 15th ACM Symposium on Operating Systems Principles, SOSP 1995

Volumn , Issue , 1995, Pages 184-200

  Talluri, Madhusudhan ^a,b   Hill, Mark D ^a   Khalidi, Yousef A ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b SUN MICROSYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS TIME; ADDRESS SPACE; CHANGE IMPACTS; COMPUTER ARCHITECTS; MAPPING INFORMATION; SUB-BLOCKS; TRANSLATION LOOKASIDE BUFFER; VIRTUAL ADDRESS SPACE;

BUFFER STORAGE; COMPUTER ARCHITECTURE;

PROGRAM TRANSLATORS;

EID: 84883506116     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/224056.224072     Document Type: Conference Paper

References (45)

1. A. Agarwal, M. Horowitz, J. Hennessy. Cache Performance of Operating Systems and Multiprogramming Workloads. ACM Trans, on Computer Systems, 6(4): 393-431, November 1988.
2. Andrew W. Appel and David B. McQueen. Standard ML of New Jersey. In Proc. Third International Symposium on Programming Language Implementation and Logic Programming, pages 1-13, August 1991.
3. David Bailey, John Barton, Thomas Lasinski, Horst Simon. The NAS Parallel Benchmarks. Intl. Journal of Supercomputer Applications, 5(3): 63-73, Fall 1991.
4. Kavita Bala, M. Frans Kaashoek, William E. Weihl. Software prefetching and caching for translation lookaside buffers. In Proc. First Symposium on Operating System Design and Implementation (OSDI), pages 243-253, November 1994.
5. Albert Chang and Mark F. Mergen. 801 Storage: Architecture and Programming. ACM Trans, on Computer Systems, 6(1): 28-50, February 1988.
6. David Chih-Wei Chang and et al. Microarchitecture of HaL's Memory Management Unit. Compcon Digest of Papers, pages 272-279, March 1995.
7. J. S. Chase, H. M. Levy, M. J. Feeley, E. D. Lazowska. Sharing and Protection in a Single-Address-Space Operating System. ACM Transactions on Computer Systems, 12(4): 271-307, November 1994.
8. Peter J. Denning. Virtual Memory. Computing Surveys, 2(3): 153-189, September 1970.
9. J. R. Eykholt, S. R. Kleiman, S. Barton, R. Faulkner, A. Shivalingiah, M. Smith, D. Stein, J. Voll, M. Weeks, D. Williams. Beyond Multiprocessing: Multithreading the SunOS Kernel. In Proc. of the Summer USENIX Conference, pages 11-18, June 1992.
10. James R. Goodman. Using Cache Memory to Reduce Processor-Memory Traffic. In Proc. of the Tenth Annual International Symposium on Computer Architecture, pages 124-131, Stockholm Sweden, June 1983.
11. John L Hennessy and David A Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann Publishers Inc., 1990.
12. Mark D. Hill and Alan Jay Smith. Experimental Evaluation of On-Chip Microprocessor Cache Memories. In Proc. of the 11th Annual International Symposium on Computer Architecture, pages 158-166, Ann Arbor MI, June 1984.
13. Mark D. Hill. Aspects of Cache Memory and Instruction Buffer Performance. Ph. D. thesis, University of California, Berkeley, November 1987.
14. Jerry Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In Proc. of the 20th Annual International Symposium on Computer Architecture, pages 39-50, May 1993.
15. IBM System/38 technical developments. IBM, 1978. Order no G580-0237.
16. Gerry Kane and Joe Heinrich. MIPS RISC Architecture. Prentice Hall, 1992.
17. Yousef Khalidi, Madhusudhan Talluri, Michael N. Nelson, Dock Williams. Virtual Memory Support for Multiple Page Sizes. In Proc. of the Fourth Workshop on Workstation Operating Systems, pages 104-109, October 1993.
18. Yousef A. Khalidi, Vikram P. Joshi, Dock Williams. A Study of the Structure and Performance of MMU Handling Software. Technical Report TR-94-28, Sun Microsystems Laboratories, 1994.
19. Donald E. Knuth. The Art of Computer Programming, Volume 3. Addison Wesley, 1968. Second Printing.
20. Ruby B. Lee. Precision Architecture. IEEE Computer, 22(1): 78-91, January 1989.
21. H. M. Levy and P. H. Lipman. Virtual Memory Management in the VAX/VMS Operating System. IEEE Computer, 15(3): 35-41, March 1982.
22. Jochen Liedtke. Address Space Sparsity and Fine Granularity. Operating Systems Review, 29(1): 87-90, January 1995.
23. J. S. Liptay. Structural aspects of the System/360 Model 85, Part JJ: the cache. IBM Systems Journal, 7(1): 15-21, 1968.
24. Cathay May, Ed Silha, Rick Simpson, Hank Warren. The PowerPC Architecture. Morgan Kaufman Publishers, May 1994.
25. Milan Milenkovic. Microprocessor Memory Management Units. IEEE Micro, 10(2): 70-85, April 1990.
26. R. Morris. Scatter Storage Techniques. Communications of the ACM, 11(1): 38-43, January 1968.
27. David Nagle, Richard Uhlig, Tim Stanley, Stuart Sechrest, Trevor Mudge, Richard Brown. Design Tradeoffs for Software-Managed TLBs. ACM Trans, on Computer Systems, 12(3): 175-205, August 1994.
28. E J. Organiek. The Multics System: An Examination of Its Structure. MIT Press, Cambridge, MA, 1972.
29. Raghu Ramakrishnan, Divesh Srivastava, S. Sudarshan, Praveen Seshadri. Implementation of the CORAL Deductive Database System. In Proceedings of ACM SIGMOD International Conference on Management of Data, 1993.
30. John H. Reppy. A High-performance Garbage Collector for Standard ML, 1994. AT&T Bell Labs Technical Memo.
31. Ted Romer, Wayne Ohlrich, Anna Karlin, Brian Bershad. Reducing TLB and Memory Overhead Using Online Super-page Promotion. In Proc. of the 22nd Annual International Symposium on Computer Architecture, pages 176-187, June 1995.
32. J. Rosenberg and D. A. Abramson. MONAD PC: A Capability Based Workstation to Support Software Engineering. In Proc. of the 18th Hawaii International Conference on System Sciences, pages 222-231, 1985.
33. Ed Silha. The PowerPC Architecture, IBM RISC System/ 6000 Technology, Volume II. IBM Corp., 1993.
34. Jaswinder Pal Singh, Wolf-Dietrich Weber, Anoop Gupta. SPLASH: Stanford Parallel Applications for Shared Memory. Computer Architecture News, 20(1): 5-44, March 1992.
35. Richard L. Sites. Alpha AXP Architecture. Communications of the ACM, 36(2): 33-44, February 1993.
36. SPARC International Inc. The SPARC Architecture Manual, Version 8, 1991.
37. SPEC. SPEC Newsletter, 3(4), December 1991.
38. Madhusudhan Talluri, Shing Kong, Mark D. Hill, David A. Patterson. Tradeoffs in Supporting Two Page Sizes. In Proc of the 19th Annual International Symposium on Com-puter Architecture, pages 415-424, May 1992.
39. Madhusudhan Talluri, Yousef A. Khalidi, Dock Williams, Vikram Joshi. Virtual Memory Computer System Address Translation Mechanism that Supports Multiple Page Sizes. Patent application filed, Serial No. 08/139, 549, Sun Microsystems, October 1993. (Accepted 1995).
40. Madhusudhan Talluri and Mark D. Hill. Surpassing the TLB performance of Superpages with Less Operating System Support. In Proc of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 171-182, October 1994.
41. Madhusudhan Talluri. Use of Superpages and Subblocking in the Address Translation Hierarchy. Ph. D. thesis, University of Wisconsin-Madison Computer Sciences, August 1995. Technical Report #1277.
42. Shreekant S. Thakkar and Alan E. Knowles. A High-Per-formance Memory Management Scheme. IEEE Computer, pages 8-22, May 1986.
43. K. Thompson and D. M. Ritchie. The UNIX Time-Sharing System. Communications of the ACM, 17(7): 365-375, July 1974.
44. Hyuck Yoo and Tom Rogers. UNIX Kernel Support for OLTP Performance. In 1993 Winter USENIX Conference, pages 241-247, January 1993.
45. Robert Yung. UltraSPARC-I (Spitfire) Architecture. Technical report, Sun Microsystems, April 1995.