A memory model for scientific algorithms on graphics processors

Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06

Volumn , Issue , 2006, Pages

  Govindaraju, Naga K ^a,b   Larsen, Scott ^a   Gray, Jim ^b   Manocha, Dinesh ^a  

^a UNIVERSITY OF NORTH CAROLINA   (United States)

^b MICROSOFT   (United States)

Author keywords

Graphics processors; Memory model; Scientific algorithms

Indexed keywords

2D BLOCK REPRESENTATIONS; GRAPHICS PROCESSORS; MEMORY MODELS; SCIENTIFIC ALGORITHMS;

ALGORITHMS; CACHE MEMORY; COMPUTATION THEORY; COMPUTER ARCHITECTURE; FAST FOURIER TRANSFORMS; MATHEMATICAL MODELS;

DATA STORAGE EQUIPMENT;

EID: 34548292052     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1188455.1188549     Document Type: Conference Paper

References (39)

1. AGGARWAL, A., AND VITTER, J. S. .1988. The iuput/output complexity of sorting and related problems. Commun. ACM 31, 1116-1127.
2. ANDERSON, E., BAI, Z., BISCHOF, C., DEMMEL, J., DONOARRA, J., DU CROZ, J., GREENBAUM, A., HAMMARLING, S., AND SORENSEN, D. 1992. LAPACK User's Guide, Release 1.0. SlAM, Philadelphia.
3. AROE, L., B RODAL, G., AND FAOERBERO, R. 2004. Cache oblivious data structures. Handbook on Data Structures and Applications.
4. BACON, D. F., GRAHAM, S. L., AND SHARP, O. J. 1994. Compiler transformations for high-performance computing. ACM Comput. Surv. 26, 4, 345-420.
5. BANERJEE, U. 1990. Unimodular transformations of double loops. Proc. of the Workshop on Advances in Lanugages and Compilers for Parallel Processing, 192-219.
6. BATCHER, K. 1968. Sorting networks and their applications. In AFIPS Spring Joint Computer Conference.
7. BOLZ, J., FARMER, I., GRINSPUN, E., AND SCHRÖDER, P. 2003. Sparse matrix solvers on the GPU: conjugate gradients and multigrid. ACM Trans. Graph. 22, 3, 917-924.
8. BUCK, I., FOLEY, T., HORN, D., SUOERMAN, J., FATAHALIAN, K., HOUSTON, M., AND HANRAHAN, P. 2004. Brook for GPUs: stream, computing on graphics hardware. ACM Trans. Graph. 23, 3, 777-786.
9. CARR, S., AND KENNEDY, K. 1992. Compiler blockability of numerical algorithms. Proc. of ACM/IEEE Conference on Supercomputing, 114-124.
10. COLEMAN, S., AND MCKINLEY, K. 1995. Tile size selection using cache organization and data layout. SIGPLAN Conference on Programming Language Design and Implementation, 279-290.
11. FAN, Z., QIU, F., KAUFMAN, A., AND YOAKUM-STOVER, S. 2004. GPU cluster for high performance computing. In ACM/IEEE Supercomputing Conference 2004.
12. FATAHALIAN, K., SUOERMAN, J., AND HANRAHAN, P. 2004. Understanding the efficiency of GPU algorithms for matrix-matrix multiplication. In Proceedings of the ACM SIGGRAPH/ EIIROGRAPHICS conference on Graphics hardware, Eurographics Association.
13. FRIGO, M., LEISERSON, C., PROKOP, H., AND RAMACHANDRAN, S. 1999. Cacheoblivious algorithms. Symposium on Foundations of Computer Science.
14. GALOPPO, N., GOVINDARAJU, N., HENSON, M., AND MANOCHA, D. 2005. LUGPU: Efficient algorithms for solving dense linear systems on graphics hardware. In Proc. ACM/IEEE SuperComputing Conference.
15. GÖDDEKE, D. 2005. GPGPU performance tuning. Tech. rep., University of Dortmund, Germany, http://www.mathematik.uni-dortiimiid.de/ ~goedd8ke/ gpgpu/.
16. GOVINDARAJU, N., LLOYD, B., WANO, W., LIN, M., AND MANOCHA, D. 2004. Fast computation of database operations using graphics processors. Proc. of ACM SIGMOD.
17. GOVINDARAJU, N., RAGHUVANSHI, N., AND MANOCHA, D. 2005. Fast and approximate stream mining of quantites and frequencies using graphics processors. Proc. of ACM SIGMOD.
18. GOVINDARAJU, N., GRAY, J., KUMAR, R., AND MANOCHA, D. 2006. GPUTeraSort: High performance graphics coprocessor sorting for large database management. Proc. of ACM SIGMOD.
19. HAKURA, Z., AND GUPTA, A. 1997. The design and analysis of a cache architecture for texture mapping. Proc. of 24th International Symposium on Computer Architecture, 108-120.
20. HALL, J. D., CARS, N., AND HART, J. 2003. Cache and bandwidth aware matrix multiplication on the GPU. Technical Report UIUCDCS-R-2003-2328, University of Illinois at Urbana-Champaign.
21. HARRIS, M., BAXTER, B., SCHEUERMANN, G., AND LASTRA, A. 2003. Simulation of cloud dynamics on graphics hardware. SIGGRAPH/Eurographics Workshop on Graphics Hardware.
22. HILL, M. D., AND SMITH, A.J. 1989. Evaluating associativity in cpu caches. IEEE Transactions on Computers 38, 12, 1612-1630.
23. KIM, T., AND LIN, M. 2003. Visual simulation of ice crystal growth. In Proc. of ACM SIGGRAPH / Eurographics Symposium on Computer Animcation.
24. KIPFER, P., SEOAL, M., AND WESTERMANN, R. 2004. Uberflow: A gpu-based particle engine. SIGGRAPH/Eurographics Workshop on Graphics Hardware.
25. KODUKULA, I., AHMED, N., AND PINOALI, K. 1997. Data-centric multi-level blocking. Proc. of ACM SIGPLAN, 346-357.
26. KRÜOER,. J., AND W.ESTERMANN, R. 2003. Linear algebra operators for GPU implementation of numerical algorithms. ACM Trans. Graph. 22, 3, 908-916.
27. LAM, M., ROTHBERO, E., AND WOLF, M. 1991. The performance and optimization of blocked algorithms. Proc. of 4th International conference on Architectural support for programming languages and operating systems, 63-74.
28. LARSEN, E. S., AND MCALLISTER, D. 2001. Fast matrix multiplies using graphics hardware. In Proceedings of the 2001 ACM/IEEE conference on Supercomputing (CDROM), ACM Press, 55-55.
29. LASTRA, A., LIN, M., AND MANOCHA, D. 2004. ACM workshop on general purpose computation on graphics processors.
30. LI, W., AND PINOALI, K. 1993. Access normalization: loop restructuring for numa computers. ACM Transactions on Computer Systems 11, 4, 353-375.
31. MCCOOL, M., TOIT, S. D., POPA, T., CHAN, B., AND MOULE, K. 2004. Shader algebra. ACM Trans. Graph. 23, 3, 787-795.
32. OWENS, J., LUEBKE, D., GOVINDARAJU, N., HARRIS, M., KRUGER, J., LEFOHN, A., AND PURCELL, T. 2005. A survey of general-purpose computation on graphics hardware.
33. PURCELL, T., DONNER, C., CAMMARANO, M., JENSEN, H., AND HANRAHAN, P. 2003. Photon mapping on programmable graphics hardware. ACM SIGGRAPH/Eurographics Conference on Graphics Hardware, 41-50.
34. RUMPF, M., AND STRZODKA, R. 2001. Using graphics cards for quantized FEM computations. In Proc. of IASTED Visualization, Imaging and Image Processing Conference (VIIPVl), 193-202.
35. SEN, S., CHATTERJEE, S., AND DUMIR, N. 2002. Towards a theory of cache-efficient algorithms. Journal of the ACM 49, 828-858.
36. TOLIMIERI, R., AN, M., AND LU, C. 1997. Algorithms for Discrete Fourier Tmnsforms and Convolution. Springer.
37. VITTER, J. 2001. External memory algorithms and data structures: Dealing with, massive data. ACM Computing Surveys, 209-271.
38. WOLFE, M., SHANKLIN, C., AND ORTEGA, L. 1995. High performance compilers for parallel computing. Addison-Wesley.
39. WOLFE, M. 1987. Iteration space tiling for memory hierarchies. Proc. of the Third SIAM Conference on Parallel Processing for Scientific Computing, 357-361.