2.75 GHz low noise 0.35 μm CMOS transimpedance amplifier

18th Mediterranean Conference on Control and Automation, MED'10 - Conference Proceedings

Volumn , Issue , 2010, Pages 928-932

  Hammoudi, Escid ^a   Mokhtar, Attari ^a  

^a UNIVERSITY OF SCIENCES AND TECHNOLOGY HOUARI BOUMEDIENE   (Algeria)

Author keywords

[No Author keywords available]

Indexed keywords

ACTIVE LOAD; CMOS TECHNOLOGY; GAIN-BANDWIDTH PRODUCTS; HIGH BANDWIDTH; LOW NOISE; PHOTODIODE CAPACITANCE; POWER SUPPLY VOLTAGE; PREDICTED PERFORMANCE; TRANS-IMPEDANCE GAIN; TRANSIMPEDANCE AMPLIFIERS;

BANDWIDTH; CMOS INTEGRATED CIRCUITS;

DIFFERENTIAL AMPLIFIERS;

EID: 77957010078     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MED.2010.5547749     Document Type: Conference Paper

References (11)

1. M. Nakamura, N. Ishihara, Y. Akazawa, and H. Kimura, "An Instantaneous Response CMOS Optical Receiver IC with Wide Dynamic Range and Extremely High Sensitivity Using Feed-Forward Auto-Bias Adustment," IEEE J. Solid-State Circuits, September 1995.
2. S. M. Park and C. Toumazou, "Gigahertz Low Noise CMOS Transimpedance Amplifier," IEEE International Symposium on Circuits and Systems, 1997, pp. 209-212.
3. L. Myunghee, A quasi-monolithic optical receiver using a standard digital CMOS technology, Doc. Phil., Electrical and Computer Engineering, Georgia Institute of Technology (1996).
4. M. Ingels, G. Van der Plas, J. Crols and M. Steyaert, A CMOS 18THz 240Mb/s transimpedance amplifier and 155Mb/s LED-driver for low cost optical fiber links, IEEE J. Solid-State Circuits, 29 (1994) 1552-1559.
5. M. Ingels and M. Steyaert, A 1 Gb/s, 0.7 μm CMOS optical receiver with full rail-to-rail Swanson, A 50 Mbit/s CMOS monolithic optical receiver, IEEE J. Solid-State Circuits, 23 (1988), pp. 1426 - 1433.
6. J. E. Franca and Y. Tsividis, Design of Analog Digital VLSI Circuits for Telecommunications and Signal Processing, Chap. 5, Prentice-Hall, Englewoods Cliffs, N.J., 1994.
7. A. Abidi, On the noise optimum of gigahertz FET transimpedance amplifier, IEEE J. Solid-State Circuits, 22 (1987) 1207-1209.
8. D. M. Pietruszynski. J. M. Steininger and E. J. Swanson, A 50Mbit/s CMOS monolithic optical receiver, IEEE J. Solid- State Circuits, 23 (1988) 1426-1433.
9. Huang, Beiju, Zhang Xu, and ChenHongda, 1 Gb/s zero pole cancellation CMOS transimpednace amplifier for Gigabit Ethernet applications, Journal of Semiconductors, vol.30, No 10, October 2009.
10. Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P. Boyd, and Thomas H. Lee, Bandwidth Extension in CMOS with Optimized On Chip Inductors, IEEE Journal of Solid State Circuits, Vol. 35, NO 3, March 2000, pp 346-355.
11. Beaudoin, F. El-Gamal, M.N., A 5-Gbit/s CMOS optical receiver front end, Circuits and Systems, MWSCAS-2002., Vol. 3, pp.168-171.