Multi-threaded collision-aware global routing with bounded-length maze routing

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 200-205

  Liu, Wen Hao ^a   Kao, Wei Chun ^a   Li, Yih Lang ^a   Chao, Kai Yuan ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b INTEL CORPORATION   (United States)

Author keywords

Global routing; Maze routing; Multi threaded

Indexed keywords

CORE SYSTEMS; GLOBAL ROUTERS; GLOBAL ROUTING; MAZE ROUTING; MULTITHREADED; ROUTING METHODS; ROUTING SPEED; RUNTIMES; TASK-BASED; TIME-CONSUMING PROCESS; WIRE LENGTH;

BENCHMARKING; COMPUTER AIDED DESIGN; HEURISTIC ALGORITHMS; ROUTING ALGORITHMS; ROUTING PROTOCOLS;

ROUTERS;

EID: 77956210675     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837324     Document Type: Conference Paper

References (15)

1. http://www.sigda.org/ispd2007/contest.html
2. http://www.sigda.org/ispd2008/contests/ispd08rc.html
3. J. A. Roy and I. L. Markov, "High-performance routing at the nanometer scale,", IEEE Trans. on Computer-Aided Design, vol.27, no.6, pp. 1066-1077, 2008.
4. M. D. Moffitt, "MaizeRouter: Engineering an effective global router," in Proc. Asia and South Pacific Design Automation Conf., pages 232- 237, 2008.
5. M. Cho and D. Z. Pan, "BoxRouter: A new global router based on box expansion and progressive ILP," in Proc. Des. Autom. Conf., pages 373-378, 2006.
6. M. Cho, K. Lu, K. Yuan, and D. Z. Pan, "BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router," in Proc. Int. Conf. Comput.-Aided Des., pages 503-508, 2007
7. M. M. Ozdal and M. D.F. Wong, "ARCHER: A history-driven global routing algorithm," in Proc. Int. Conf. Comput.-Aided Des., pages 488- 495, 2007.
8. Y.-J. Chang, Y.-T. Lee, and T.-C. Wang, "NTHU-Route 2.0: a fast and stable global router," in Proc. Int. Conf. Comput.-Aided Des., pages 338-343, 2008.
9. H.-Y. Chen, C.-H. Hsu, and Y.-W. Chang. "High-performance global routing with fast overflow reduction." in Proc. Asia and South Pacific Design Automation Conf., pages 582-587, 2009.
10. Y. Zhang, Y. Xu, and C. Chu, "FastRoute3.0: a fast and high quality global router based on virtual capacity," in Proc. Int. Conf. Comput.- Aided Des., pages 344-349, 2008.
11. Y. Xu, Y. Zhang, and C. Chu, "FastRoute 4.0: Global Router with Efficient Via Minimization," in Proc. Asia and South Pacific Design Automation Conf., pages 576-581, 2009.
12. K.-R. Dai, W.-H. Liu, and Y.-L. Li, "Efficient Simulated Evolution Based Rerouting and Congestion-Relaxed Layer Assignment on 3-D Global Routing," in Proc. Asia and South Pacific Design Automation Conf., pages 570-575, 2009
13. T.-H. Wu, A. Davoodi, and J. T. Linderoth, "GRIP: scalable 3-D global routing using integer programming, " in Proc. Des. Autom. Conf., pp. 320-325, July 2009.
14. L. McMurchie and C. Ebeling, "Pathfinder : A negotiation-based performance-driven router for FPGAs," in Proc. Of ACM Int'l Symp on Field-Programmable Gate Arrays, pages 111-117, 1995.
15. S. Sapatnekar, E. Haritan, K. Keutzer, A. Devgan, D.A. Kirkpatrick, S. Meier, D. Pryor, and T. Spyrou, "Reinventing EDA with manycore processors", in Proc. Des. Autom. Conf., Pages 126-127, June 2008.