Data dependence graph directed scheduling for clustered VLIW architectures

Tsinghua Science and Technology

Volumn 15, Issue 3, 2010, Pages 299-306

  Yang, Xu ^a   He, Hu ^a   Sun, Yihe ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Cluster assignments; Clustered VLIW processor; Instruction scheduling

Indexed keywords

AVERAGE SPEED; CLUSTER ASSIGNMENT; CLUSTERED VLIW; DATA DEPENDENCE GRAPHS; DATA-COMMUNICATION; HIGH PERFORMANCE CODES; INSTRUCTION SCHEDULING; SPEED-UPS; VERY LONG INSTRUCTION WORDS;

NANOTECHNOLOGY; VERY LONG INSTRUCTION WORD ARCHITECTURE;

SCHEDULING;

EID: 77955291813     PISSN: 10070214     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1007-0214(10)70065-1     Document Type: Article

References (16)

1. P Faraboschi, G Desoli, J Fisher Clustered instruction-level parallel processors. Technical Report HPL-98-204 1998 Hewlett-Packard Laboratories
2. Farkas K, Chow P, Jouppi N, et al. The multicluster architecture: Reducing cycle time through partitioning. In: Proceedings of the 30th Annual International Symposium on Microarchitecture. North Carolina, USA, 1997: 149-159.
3. Chu M L, Mahlke S A. Compiler-directed data partitioning for multicluster processors. In: Proceedings of the International Symposium on Code Generation and Optimization. Manhattan, New York, USA, 2006: 11.
4. Codina J M, Sanchez J, Gonzalez A. Virtual cluster scheduling through the scheduling graph. In: Proceedings of the International Symposium on Code Generation and Optimization. San Jose, California, USA, 2007: 89-101.
5. Aleta A, Codina J M, Sanchez J, et al. Graph-partitioning based instruction scheduling for clustered processors. In: Proceedings of the 34th International Symposium on ACM/IEEE. Austin, Texas, USA, 2001: 150-159.
6. Texas Instruments Inc. TMS320C62x/67x CPU and instruction set reference guide. 1998.
7. J Fridman, Z Greenfield The TigerSharc DSP architecture IEEE Micro 20 2000 66 76
8. Faraboschi P, Brown G, Fisher J, et al. Lx: A technology platform for customizable VLIW embedded processing. In: Proceedings of the 27th International Symposium on Computer Architecture. Vancouver, BC, Canada, 2000: 203-213.
9. R Ellis Bulldog: A Compiler for VLIW Architectures 1986 MIT Press 180 184
10. Chu M, Fan K, Mahlke S. Region-based hierarchical operation partitioning for multicluster processors. In: Proceedings of the SIGPLAN'03 Conference on Programming Language Design and Implementation. San Diego, California, USA, 2003: 300-311.
11. Kailas K, Ebcioglu K, Agrawala A. CARS: A new code generation framework for clustered ILP processors. In: Proceedings of the Seventh International Symposium on High-Performance Computer Architecture. Nuevo Leone, Mexico, 2001: 133-143.
12. Özer E, Banerjia S, Conte T. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures. In: Proceedings of the 31st Annual ACM/IEEE International Symposium on. Dallas, Texas, USA, 1998: 308-315.
13. Lee W, Puppin D, Swenson S, et al. Convergent scheduling. In: Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture. Istanbul, Turkey, 2002: 111-122.
14. Lakshmi K V, Sreedhar D, Raman E, et al. Integrating a new cluster assignment and scheduling algorithm into an experimental retaragable code generation framework. In: Proceedings of the International Conference on High Performance Computing. Goa, India, 2005.
15. Zhou Z X, He H, Zhang Y J, et al. A 2-dimension force-directed scheduling algorithm for register-file-connectivity clustered VLIW architecture. In: IEEE International Conf. on Application-specific Systems, Architectures and Processors. Montréal, Québec, Canada, 2007: 371-376.
16. Zhou Z X, He H, Zhang Y J, et al. A 2-dimension force-directed scheduling algorithm for register-file-connectivity clustered VLIW architecture. In: Proceedings of the IEEE International Conference on Application-specific Systems, Architectures and Processors. Montréal, Québec, Canada, 2007: 371-376.